| 2012 | ||
|---|---|---|
| c9 | Anastasios Katsigiannis, Nikos Anastopoulos, Konstantinos Nikas, Nectarios Koziris: An Approach to Parallelize Kruskal's Algorithm Using Helper Threads. IPDPS Workshops 2012: 1601-1610 | |
| 2009 | ||
| j2 | Georgios I. Goumas, Kornilios Kourtis, Nikos Anastopoulos, Vasileios Karakasis, Nectarios Koziris: Performance evaluation of the sparse matrix-vector multiplication on modern architectures. The Journal of Supercomputing 50(1): 36-77 (2009) | |
| c8 | Georgios I. Goumas, Nikos Anastopoulos, Nectarios Koziris, Nikolas Ioannou: Overlapping computation and communication in SMT clusters with commodity interconnects. CLUSTER 2009: 1-10 | |
| c7 | Konstantinos Nikas, Nikos Anastopoulos, Georgios I. Goumas, Nectarios Koziris: Employing Transactional Memory and Helper Threads to Speedup Dijkstra's Algorithm. ICPP 2009: 388-395 | |
| c6 | Nikos Anastopoulos, Konstantinos Nikas, Georgios I. Goumas, Nectarios Koziris: Early experiences on accelerating Dijkstra's algorithm using transactional memory. IPDPS 2009: 1-8 | |
| 2008 | ||
| j1 | Evangelia Athanasaki, Nikos Anastopoulos, Kornilios Kourtis, Nectarios Koziris: Exploring the performance limits of simultaneous multithreading for memory intensive applications. The Journal of Supercomputing 44(1): 64-97 (2008) | |
| c5 | Nikos Anastopoulos, Nectarios Koziris: Facilitating efficient synchronization of asymmetric threads on hyper-threaded processors. IPDPS 2008: 1-8 | |
| c4 | Georgios I. Goumas, Kornilios Kourtis, Nikos Anastopoulos, Vasileios Karakasis, Nectarios Koziris: Understanding the Performance of Sparse Matrix-Vector Multiplication. PDP 2008: 283-292 | |
| 2006 | ||
| c3 | Evangelia Athanasaki, Nikos Anastopoulos, Kornilios Kourtis, Nectarios Koziris: Exploring the Capacity of a Modern SMT Architecture to Deliver High Scientific Application Performance. HPCC 2006: 180-189 | |
| c2 | Evangelia Athanasaki, Nikos Anastopoulos, Kornilios Kourtis, Nectarios Koziris: Exploring the Performance Limits of Simultaneous Multithreading for Scientific Codes. ICPP 2006: 45-54 | |
| 2005 | ||
| c1 | Evangelia Athanasaki, Kornilios Kourtis, Nikos Anastopoulos, Nectarios Koziris: Tuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures. Panhellenic Conference on Informatics 2005: 600-610 | |
| 1 | Evangelia Athanasaki | |
| 2 | Georgios I. Goumas | |
| 3 | Nikolas Ioannou | |
| 4 | Vasileios Karakasis | |
| 5 | Anastasios Katsigiannis | |
| 6 | Kornilios Kourtis | |
| 7 | Nectarios Koziris | |
| 8 | Konstantinos Nikas |
Data released under the ODC-BY 1.0 license — See also our legal information page