| 2009 | ||
|---|---|---|
| c6 | Pascal Bolzhauser, Anthony Sulistio, Gerhard Angst, Christoph Reich: Parallelized Critical Path Search in Electrical Circuit Designs. PDCAT 2009: 10-17 | |
| 2008 | ||
| c5 | Robert Wille, Görschwin Fey, Marc Messing, Gerhard Angst, Lothar Linhard, Rolf Drechsler: Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking. DSD 2008: 542-549 | |
| 2007 | ||
| c4 | Christian Genz, Rolf Drechsler, Gerhard Angst, Lothar Linhard: Visualization of SystemC Designs. ISCAS 2007: 413-416 | |
| 2003 | ||
| j1 | Rolf Drechsler, Wolfgang Günther, Thomas Eschbach, Lothar Linhard, Gerhard Angst: Recursive bi-partitioning of netlists for large number of partitions. Journal of Systems Architecture 49(12-15): 521-528 (2003) | |
| c3 | Daniel Große, Rolf Drechsler, Lothar Linhard, Gerhard Angst: Efficient Automatic Visualization of SystemC Designs. FDL 2003: 646-658 | |
| 2002 | ||
| c2 | Rolf Drechsler, Wolfgang Günther, Thomas Eschbach, Lothar Linhard, Gerhard Angst: Recursive Bi-Partitioning of Netlists for Large Number of Partitions. DSD 2002: 38-44 | |
| 2001 | ||
| c1 | Rolf Drechsler, Wolfgang Günther, Lothar Linhard, Gerhard Angst: Level Assignment for Displaying Combinational Logic. DSD 2001: 148-151 | |
| 1 | Pascal Bolzhauser | |
| 2 | Rolf Drechsler | |
| 3 | Thomas Eschbach | |
| 4 | Görschwin Fey | |
| 5 | Christian Genz | |
| 6 | Daniel Große | |
| 7 | Wolfgang Günther | |
| 8 | Lothar Linhard | |
| 9 | Marc Messing | |
| 10 | Christoph Reich | |
| 11 | Anthony Sulistio | |
| 12 | Robert Wille |
Colors in the list of coauthors
Last update Thu May 23 03:22:55 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page