Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
S. Balakrishnan
2000 – 2009
- 2008
[j3]N. Senthil Kumar, V. Sadasivam, H. M. Asan Sukriya, S. Balakrishnan: Design of low cost universal artificial neuron controller for chopper fed embedded DC drives. Appl. Soft Comput. 8(4): 1637-1642 (2008)- 2004
[j2]H. Sarojadevi, S. K. Nandy, S. Balakrishnan: On the Correctness of Program Execution When Cache Coherence Is Maintained Locally at Data-Sharing Boundaries in Distributed Shared Memory Multiprocessors. International Journal of Parallel Programming 32(5): 415-446 (2004)- 2003
[j1]S. Balakrishnan, P. S. Kannan, C. Aravindan, P. Subathra: On-line emission and economic load dispatch using adaptive Hopfield neural network. Appl. Soft Comput. 2(4): 297-305 (2003)- 2002
[c4]H. Sarojadevi, S. K. Nandy, S. Balakrishnan: Enforcing Cache Coherence at Data Sharing Boundaries without Global Control: A Hardware-Software Approach (Research Note). Euro-Par 2002: 543-546
[c3]Manvi Agarwal, S. K. Nandy, Jos T. J. van Eijndhoven, S. Balakrishnan: Speculative Trace Scheduling in VLIW Processors. ICCD 2002: 408-413
[c2]Manvi Agarwal, S. K. Nandy, Jos T. J. van Eijndhoven, S. Balakrishnan: On the Benefits of Speculative Trace Scheduling in VLIW Processors. PDPTA 2002: 822-828
1990 – 1999
- 1998
[c1]S. Balakrishnan, Soumitra Kumar Nandy: Arbitrary Precision Arithmetic - SIMD Style. VLSI Design 1998: 128-132
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:26 CET by the dblp team



