| 2011 | ||
|---|---|---|
| c31 | Leonardo Piga, Reinaldo A. Bergamaschi, Felipe Klein, Rodolfo Azevedo, Sandro Rigo: Empirical Web server power modeling and characterization. IISWC 2011: 75 | |
| 2010 | ||
| j18 | Reinaldo A. Bergamaschi: ESWEEK 2009 special issue introduction. Design Autom. for Emb. Sys. 14(3): 161 (2010) | |
| 2009 | ||
| j17 | Reinaldo A. Bergamaschi, Wolfgang Rosenstiel: ESWEEK 2007 special issue introduction. Design Autom. for Emb. Sys. 13(1-2): 1 (2009) | |
| 2008 | ||
| j16 | Reinaldo A. Bergamaschi, Luca Benini, Krisztián Flautner, Wido Kruijtzer, Alberto L. Sangiovanni-Vincentelli, Kazutoshi Wakabayashi: The State of ESL Design [Roundtable]. IEEE Design & Test of Computers 25(6): 510-519 (2008) | |
| c30 | Reinaldo A. Bergamaschi, Guoling Han, Alper Buyuktosunoglu, Hiren D. Patel, Indira Nair, Gero Dittmann, Geert Janssen, Nagu R. Dhanwada, Zhigang Hu, Pradip Bose, John A. Darringer: Exploring power management in multi-core systems. ASP-DAC 2008: 708-713 | |
| c29 | ||
| 2007 | ||
| j15 | Reinaldo A. Bergamaschi: Embedded Systems Week. IEEE Design & Test of Computers 24(1): 102-103 (2007) | |
| j14 | Hiren D. Patel, Sandeep K. Shukla, Reinaldo A. Bergamaschi: Heterogeneous Behavioral Hierarchy Extensions for SystemC. IEEE Trans. on CAD of Integrated Circuits and Systems 26(4): 765-780 (2007) | |
| c28 | Reinaldo A. Bergamaschi, Indira Nair, Gero Dittmann, Hiren D. Patel, Geert Janssen, Nagu R. Dhanwada, Alper Buyuktosunoglu, Emrah Acar, Gi-Joon Nam, Dorothy Kucar, Pradip Bose, John A. Darringer, Guoling Han: Performance modeling for early analysis of multi-core systems. CODES+ISSS 2007: 209-214 | |
| 2006 | ||
| c27 | Hiren D. Patel, Sandeep K. Shukla, Reinaldo A. Bergamaschi: Heterogeneous behavioral hierarchy for system level designs. DATE 2006: 565-570 | |
| e2 | Reinaldo A. Bergamaschi, Kiyoung Choi (Eds.): Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2006, Seoul, Korea, October 22-25, 2006. ACM 2006, isbn 1-59593-370-0 | |
| 2005 | ||
| j13 | Reinaldo A. Bergamaschi, Wolfgang Rosenstiel: Editors' introduction. Design Autom. for Emb. Sys. 10(2-3): 71-72 (2005) | |
| j12 | Nagu R. Dhanwada, Reinaldo A. Bergamaschi, William W. Dungan, Indira Nair, Paul Gramann, William E. Dougherty, Ing-Chao Lin: Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems. Design Autom. for Emb. Sys. 10(2-3): 105-125 (2005) | |
| j11 | Reinaldo A. Bergamaschi, Wolfgang Rosenstiel: Second special issue on SystemC. Design Autom. for Emb. Sys. 10(4): 207 (2005) | |
| j10 | Martin Ohmacht, Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Alan Gara, Mark Giampapa, Balaji Gopalsamy, Ruud A. Haring, Dirk Hoenicke, David J. Krolak, James A. Marcella, Ben J. Nathanson, Valentina Salapura, Michael E. Wazlowski: Blue Gene/L compute chip: Memory and Ethernet subsystem. IBM Journal of Research and Development 49(2-3): 255-264 (2005) | |
| c26 | Wolfgang Rosenstiel, Reinaldo A. Bergamaschi, Frank Ghenassia, Thorsten Groetker, Masamichi Kawarabayashi, Marinus C. van Lier, Albrecht Mayer, Mike Meredith, Mark Milligan, Stuart Swan: Is there a Market for SystemC Tools? DATE 2005: 950 | |
| e1 | Petru Eles, Axel Jantsch, Reinaldo A. Bergamaschi (Eds.): Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2005, Jersey City, NJ, USA, September 19-21, 2005. ACM 2005, isbn 1-59593-161-9 | |
| 2004 | ||
| c25 | Francine Bacchini, Pierre G. Paulin, Reinaldo A. Bergamaschi, Raj Pawate, Arie Bernstein, Ramesh Chandra, Mohamed Ben-Romdhane: System level design: six success stories in search of an industry. DAC 2004: 349-350 | |
| c24 | ||
| 2003 | ||
| c23 | Reinaldo A. Bergamaschi, Grant Martin: System-level design tools: who needs them, who has them, and how much should they cost? CODES+ISSS 2003: 79-80 | |
| c22 | Reinaldo A. Bergamaschi, Youngsoo Shin, Nagu R. Dhanwada, Subhrajit Bhattacharya, William E. Dougherty, Indira Nair, John A. Darringer, Sarala Paliwal: SEAS: a system for early analysis of SoCs. CODES+ISSS 2003: 150-155 | |
| c21 | Reinaldo A. Bergamaschi, Grant Martin, Wayne Wolf, Rolf Ernst, Kees A. Vissers, Jack Kouloheris: The future of system-level design: can we find the right solutions to the right problems at the right time? CODES+ISSS 2003: 231 | |
| c20 | Reinaldo A. Bergamaschi, Yunjian Jiang: State-based power analysis for systems-on-chip. DAC 2003: 638-641 | |
| c19 | Shaojie Wang, Sharad Malik, Reinaldo A. Bergamaschi: Modeling and Integration of Peripheral Devices in Embedded Systems. DATE 2003: 10136-10141 | |
| c18 | C. Ross Ogilvie, Richard Ray, Robert Devins, Mark Kautzman, Michael Hale, Reinaldo A. Bergamaschi, Bob Lynch, Santosh Gaur: Simplifying SoC design with the Customizable Control Processor Platform. ICCD 2003: 402-403 | |
| 2002 | ||
| j9 | John A. Darringer, Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Daniel Brand, Andreas Herkersdorf, Joseph K. Morrell, Indira Nair, Patricia Sagmeister, Youngsoo Shin: Early analysis tools for system-on-a-chip design. IBM Journal of Research and Development 46(6): 691-708 (2002) | |
| j8 | Reinaldo A. Bergamaschi: Bridging the domains of high-level and logic synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 21(5): 582-596 (2002) | |
| c17 | ||
| 2001 | ||
| j7 | Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Ronoldo Wagner, Colleen Fellenz, Michael Muhlada, William R. Lee, Foster White, Jean-Marc Daveau: Automating the Design of SOCs Using Cores. IEEE Design & Test of Computers 18(5): 32-45 (2001) | |
| 2000 | ||
| c16 | ||
| 1999 | ||
| c15 | Reinaldo A. Bergamaschi: Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis. DAC 1999: 213-218 | |
| c14 | Reinaldo A. Bergamaschi, Brian M. Barry, John Duimovich: Embedded Java: techniques and applications (tutorial abstract). ICCAD 1999: 613 | |
| c13 | Pradip K. Jha, Steven Barnfield, John B. Weaver, Rudra Mukherjee, Reinaldo A. Bergamaschi: Synthesis of Arrays and Records. ICCD 1999: 614-619 | |
| c12 | ||
| 1998 | ||
| j6 | Daniel Brand, Reinaldo A. Bergamaschi, Leon Stok: Don't cares in synthesis: theoretical pitfalls and practical solutions. IEEE Trans. on CAD of Integrated Circuits and Systems 17(4): 285-304 (1998) | |
| 1997 | ||
| j5 | Reinaldo A. Bergamaschi, Salil Raje: Observable Time Windows: Verifying High-Level Synthesis Results. IEEE Design & Test of Computers 14(2): 40-50 (1997) | |
| j4 | Reinaldo A. Bergamaschi, Salil Raje, Indira Nair, Louise Trevillyan: Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system. IEEE Trans. VLSI Syst. 5(1): 82-100 (1997) | |
| c11 | ||
| 1995 | ||
| j3 | Reinaldo A. Bergamaschi, Richard A. O'Connor, Leon Stok, Michael Z. Moricz, Shiv Prakash, Andreas Kuehlmann, D. Sreenivasa Rao: High-level synthesis in an industrial environment. IBM Journal of Research and Development 39(1-2): 131-148 (1995) | |
| c10 | Reinaldo A. Bergamaschi: Productivity Issues in High-Level Design: Are Tools Solving the Real Problems? DAC 1995: 674-677 | |
| c9 | ||
| c8 | Reinaldo A. Bergamaschi, Daniel Brand, Leon Stok, Michel R. C. M. Berkelaar, Shiv Prakash: Efficient use of large don't cares in high-level and logic synthesis. ICCAD 1995: 272-278 | |
| 1993 | ||
| j2 | Reinaldo A. Bergamaschi, Andreas Kuehlmann: A system for production use of high-level synthesis. IEEE Trans. VLSI Syst. 1(3): 233-243 (1993) | |
| 1992 | ||
| c7 | Reinaldo A. Bergamaschi, Donald Lobo, Andreas Kuehlmann: Control Optimization in High-Level Synthesis Using Behavioral Don't Cares. DAC 1992: 657-661 | |
| c6 | Andreas Kuehlmann, Reinaldo A. Bergamaschi: Timing analysis in high-level synthesis. ICCAD 1992: 349-354 | |
| c5 | Andreas Kuehlmann, Reinaldo A. Bergamaschi: High-Level State Machine Specification and Synthesis. ICCD 1992: 536-539 | |
| 1991 | ||
| j1 | Reinaldo A. Bergamaschi: SKOL: a system for logic synthesis and technology mapping. IEEE Trans. on CAD of Integrated Circuits and Systems 10(11): 1342-1355 (1991) | |
| c4 | Reinaldo A. Bergamaschi, Raul Camposano, Michael Payer: Data-Path Synthesis Using Path Analysis. DAC 1991: 591-596 | |
| c3 | ||
| 1990 | ||
| c2 | Raul Compasano, Reinaldo A. Bergamaschi: Synthesis Using Path-Based scheduling: algorithms and Exercises. DAC 1990: 450-455 | |
| c1 | ||
Colors in the list of coauthors
Last update Wed May 22 14:49:48 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page