Jean-Luc Beuchat

Nuray At, Jean-Luc Beuchat, Eiji Okamoto, Ismail San, Teppei Yamazaki: Compact Hardware Implementations of ChaCha, BLAKE, Threefish, and Skein on FPGA. IACR Cryptology ePrint Archive 2013: 113 (2013)

Diego F. Aranha, Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals: Optimal Eta Pairing on Supersingular Genus-2 Binary Hyperelliptic Curves. CT-RSA 2012: 98-115

Nuray At, Jean-Luc Beuchat, Ismail San: Compact Implementation of Threefish and Skein on FPGA. NTMS 2012: 1-5

Nuray At, Jean-Luc Beuchat, Ismail San: Compact Implementation of Threefish and Skein on FPGA. IACR Cryptology ePrint Archive 2012: 126 (2012)

Nuray At, Jean-Luc Beuchat, Eiji Okamoto, Ismail San, Teppei Yamazaki: A Low-Area Unified Hardware Architecture for the AES and the Cryptographic Hash Function Gr{\o}stl. IACR Cryptology ePrint Archive 2012: 535 (2012)

Jean-Luc Beuchat, Eiji Okamoto, Teppei Yamazaki: A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO. J. Cryptographic Engineering 1(2): 101-121 (2011)

Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals, Eiji Okamoto, Francisco Rodríguez-Henríquez: Fast Architectures for the \eta_T Pairing over Small-Characteristic Supersingular Elliptic Curves. IEEE Trans. Computers 60(2): 266-281 (2011)

Jean-Luc Beuchat, Eiji Okamoto, Teppei Yamazaki: A Low-Area Unified Hardware Architecture for the AES and the Cryptographic Hash Function ECHO. IACR Cryptology ePrint Archive 2011: 78 (2011)

Jean-Luc Beuchat, Hiroshi Doi, Kaoru Fujita, Atsuo Inomata, Piseth Ith, Akira Kanaoka, Masayoshi Katouno, Masahiro Mambo, Eiji Okamoto, Takeshi Okamoto, Takaaki Shiga, Masaaki Shirase, Ryuji Soga, Tsuyoshi Takagi, Ananda Vithanage, Hiroyasu Yamamoto: FPGA and ASIC implementations of the eta_T pairing in characteristic three. Computers & Electrical Engineering 36(1): 73-87 (2010)

Jean-Luc Beuchat, Eiji Okamoto, Teppei Yamazaki: Compact implementations of BLAKE-32 and BLAKE-64 on FPGA. FPT 2010: 170-177

Jean-Luc Beuchat, Jorge Enrique González-Díaz, Shigeo Mitsunari, Eiji Okamoto, Francisco Rodríguez-Henríquez, Tadanori Teruya: High-Speed Software Implementation of the Optimal Ate Pairing over Barreto-Naehrig Curves. Pairing 2010: 21-39

Jean-Luc Beuchat, Eiji Okamoto, Teppei Yamazaki: Compact Implementations of BLAKE-32 and BLAKE-64 on FPGA. IACR Cryptology ePrint Archive 2010: 173 (2010)

Jean-Luc Beuchat, Jorge Enrique González-Díaz, Shigeo Mitsunari, Eiji Okamoto, Francisco Rodríguez-Henríquez, Tadanori Teruya: High-Speed Software Implementation of the Optimal Ate Pairing over Barreto-Naehrig Curves. IACR Cryptology ePrint Archive 2010: 354 (2010)

Jean-Luc Beuchat, Eiji Okamoto, Teppei Yamazaki: A Compact FPGA Implementation of the SHA-3 Candidate ECHO. IACR Cryptology ePrint Archive 2010: 364 (2010)

Diego F. Aranha, Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals: Optimal Eta Pairing on Supersingular Genus-2 Binary Hyperelliptic Curves. IACR Cryptology ePrint Archive 2010: 559 (2010)

Jean-Luc Beuchat, Emmanuel López-Trejo, Luis Martínez-Ramos, Shigeo Mitsunari, Francisco Rodríguez-Henríquez: Multi-core Implementation of the Tate Pairing over Supersingular Elliptic Curves. CANS 2009: 413-432

Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals, Eiji Okamoto, Francisco Rodríguez-Henríquez: Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multipliers. CHES 2009: 225-239

Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals, Eiji Okamoto, Francisco Rodríguez-Henríquez: Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multipliers. IACR Cryptology ePrint Archive 2009: 122 (2009)

Jean-Luc Beuchat, Emmanuel López-Trejo, Luis Martínez-Ramos, Shigeo Mitsunari, Francisco Rodríguez-Henríquez: Multi-core Implementation of the Tate Pairing over Supersingular Elliptic Curves. IACR Cryptology ePrint Archive 2009: 276 (2009)

Jean-Luc Beuchat, Jérémie Detrey, Nicolas Estibals, Eiji Okamoto, Francisco Rodríguez-Henríquez: Fast Architectures for the eta_T Pairing over Small-Characteristic Supersingular Elliptic Curves. IACR Cryptology ePrint Archive 2009: 398 (2009)

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto, Masaaki Shirase, Tsuyoshi Takagi: Algorithms and Arithmetic Operators for Computing the etaT Pairing in Characteristic Three. IEEE Trans. Computers 57(11): 1454-1468 (2008)

Jean-Luc Beuchat, Jean-Michel Muller: Automatic Generation of Modular Multipliers for FPGA Applications. IEEE Trans. Computers 57(12): 1600-1613 (2008)

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto, Francisco Rodríguez-Henríquez: A Comparison between Hardware Accelerators for the Modified Tate Pairing over F_2^m and F_3^m. Pairing 2008: 297-315

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto, Francisco Rodríguez-Henríquez: A Comparison Between Hardware Accelerators for the Modified Tate Pairing over F_2^m and F_3^m. IACR Cryptology ePrint Archive 2008: 115 (2008)

Nidia Cortez-Duarte, Francisco Rodríguez-Henríquez, Jean-Luc Beuchat, Eiji Okamoto: A Pipelined Karatsuba-Ofman Multiplier over GF($3^{97}$) Amenable for Pairing Computation. IACR Cryptology ePrint Archive 2008: 127 (2008)

Jean-Luc Beuchat, Hiroshi Doi, Kaoru Fujita, Atsuo Inomata, Piseth Ith, Akira Kanaoka, Masayoshi Katouno, Masahiro Mambo, Eiji Okamoto, Takeshi Okamoto, Takaaki Shiga, Masaaki Shirase, Ryuji Soga, Tsuyoshi Takagi, Ananda Vithanage, Hiroyasu Yamamoto: FPGA and ASIC Implementations of the eta_T Pairing in Characteristic Three. IACR Cryptology ePrint Archive 2008: 280 (2008)

Jean-Luc Beuchat, Takanori Miyoshi, Yoshihito Oyama, Eiji Okamoto: Multiplication over F_p^m on FPGA: A Survey. ARC 2007: 214-225

Jean-Luc Beuchat, Masaaki Shirase, Tsuyoshi Takagi, Eiji Okamoto: An Algorithm for the nt Pairing Calculation in Characteristic Three and its Hardware Implementation. IEEE Symposium on Computer Arithmetic 2007: 97-104

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto: Arithmetic Operators for Pairing-Based Cryptography. CHES 2007: 239-255

Jean-Luc Beuchat, Nicolas Brisebarre, Masaaki Shirase, Tsuyoshi Takagi, Eiji Okamoto: A Coprocessor for the Final Exponentiation of the eta _T Pairing in Characteristic Three. WAIFI 2007: 25-39

Jean-Luc Beuchat: Further Comments on ``Residue-to-Binary Converters Based on New Chinese Remainder Theorems''. CoRR abs/0707.3732 (2007)

Jean-Luc Beuchat, Nicolas Brisebarre, Masaaki Shirase, Tsuyoshi Takagi, Eiji Okamoto: A Coprocessor for the Final Exponentiation of the eta_T Pairing in Characteristic Three. IACR Cryptology ePrint Archive 2007: 45 (2007)

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto: Arithmetic Operators for Pairing-Based Cryptography. IACR Cryptology ePrint Archive 2007: 91 (2007)

Jean-Luc Beuchat, Masaaki Shirase, Tsuyoshi Takagi, Eiji Okamoto: A Refined Algorithm for the eta_T Pairing Calculation in Characteristic Three. IACR Cryptology ePrint Archive 2007: 311 (2007)

Jean-Luc Beuchat, Nicolas Brisebarre, Jérémie Detrey, Eiji Okamoto, Masaaki Shirase, Tsuyoshi Takagi: Algorithms and Arithmetic Operators for Computing the eta_T Pairing in Characteristic Three. IACR Cryptology ePrint Archive 2007: 417 (2007)

Jean-Luc Beuchat, Masaaki Shirase, Tsuyoshi Takagi, Eiji Okamoto: An Algorithm for the η_T Pairing Calculation in Characteristic Three and its Hardware Implementation. IACR Cryptology ePrint Archive 2006: 327 (2006)

Jean-Luc Beuchat, Jean-Michel Muller: Multiplication Algorithms for Radix-2 RN-Codings and Two's Complement Multiplication Algorithms for Radix-2 RN-Codings and Two's Complement. ASAP 2005: 303-308

Jean-Luc Beuchat, Arnaud Tisserand: Évaluation polynomiale en-ligne de fonctions élémentaires sur FPGA. Technique et Science Informatiques 23(10): 1247-1267 (2004)

Jean-Luc Beuchat: FPGA Implementations of the RC6 Block Cipher. FPL 2003: 101-110

Jean-Luc Beuchat: Some Modular Adders and Multipliers for Field Programmable Gate Arrays. IPDPS 2003: 190

Jean-Luc Beuchat, Jacques-Olivier Haenni, Héctor Fabio Restrepo, Christof Teuscher, Francesco J. Gómez, Eduardo Sanchez: Approches matérielles et logicielles de l'algorithme de chiffrement IDEA. Technique et Science Informatiques 21(2): 203-224 (2002)

Jean-Luc Beuchat, Arnaud Tisserand: Small Multiplier-Based Multiplication and Division Operators for Virtex-II Devices. FPL 2002: 513-522

Eduardo Sanchez, Moshe Sipper, Jacques-Olivier Haenni, Jean-Luc Beuchat, André Stauffer, Andrés Pérez-Uribe: Static and Dynamic Configurable Systems. IEEE Trans. Computers 48(6): 556-564 (1999)

Jean-Luc Beuchat, Eduardo Sanchez: An On-Line Arithmetic-Based Reconfigurable Neuroprocessor. IPPS/SPDP Workshops 1999: 700-702

Jean-Luc Beuchat, Eduardo Sanchez: Using On-Line Arithmetic and Reconfiguration for Neuroprocessor Implementations. IWANN (2) 1999: 129-138

Jacques-Olivier Haenni, Jean-Luc Beuchat, Eduardo Sanchez: RENCO: A Reconfigurable Network Computer. FCCM 1998: 288-289

Jean-Luc Beuchat, Jacques-Olivier Haenni, Eduardo Sanchez: Hardware Reconfigurable Neural Networks. IPPS/SPDP Workshops 1998: 91-98