Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Gary Block
2000 – 2009
- 2008
[j1]Tyler L. Brandon, Robert Hang, Gary Block, Vincent C. Gaudet, Bruce F. Cockburn, Sheryl L. Howard, Christian Giasson, Keith Boyle, Paul Goud, Siavash Sheikh Zeinoddin, Anthony Rapley, Stephen Bates, Duncan G. Elliott, Christian Schlegel: A scalable LDPC decoder ASIC architecture with bit-serial message exchange. Integration 41(3): 385-398 (2008)
[c3]Gary Block, Paula Pingree, Yungling Lou: Selection and Use of Programmable Logic in Flight Applications. ERSA 2008: 277-280- 2007
[c2]Sheng Li, Amit Kashyap, Shannon K. Kuntz, Jay B. Brockman, Peter M. Kogge, Paul L. Springer, Gary Block: A Heterogeneous Lightweight Multithreaded Architecture. IPDPS 2007: 1-8- 2005
[c1]Stephen Bates, Gary Block: A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders. ISCAS (1) 2005: 336-339
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:52 CET by the dblp team



