Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Cristiana Bolchini
2010 – today
- 2013
[j28]Cristiana Bolchini, Matteo Carminati, Antonio Miele: Self-Adaptive Fault Tolerance in Multi-/Many-Core Systems. J. Electronic Testing 29(2): 159-175 (2013)
[j27]Cristiana Bolchini, Elisa Quintarelli, Letizia Tanca: CARVE: Context-aware automatic view definition over relational databases. Inf. Syst. 38(1): 45-67 (2013)- 2012
[c57]Cristiana Bolchini, Antonio Miele, Donatella Sciuto: An adaptive approach for online fault management in many-core architectures. DATE 2012: 1429-1432
[c56]Cristiana Bolchini, Antonio Miele, Chiara Sandionigi, Marco Ottavi, Salvatore Pontarelli, Adelio Salsano, Cecilia Metra, Martin Omaña, Daniele Rossi, Matteo Sonza Reorda, Luca Sterpone, Massimo Violante, Simone Gerardin, M. Bagatin, Alessandro Paccagnella: High-reliability fault tolerant digital systems in nanometric technologies: Characterization and design methodologies. DFT 2012: 121-125
[c55]Cristiana Bolchini, Antonio Miele, Chiara Sandionigi: Increasing autonomous fault-tolerant FPGA-based systems' lifetime. European Test Symposium 2012: 1-6- 2011
[j26]Cristiana Bolchini, Giorgio Orsi, Elisa Quintarelli, Fabio A. Schreiber, Letizia Tanca: Context Modeling and Context Awareness: steps forward in the Context-ADDICT project. IEEE Data Eng. Bull. 34(2): 47-54 (2011)
[j25]Stefano Montanelli, Devis Bianchini, Carola Aiello, Roberto Baldoni, Cristiana Bolchini, Silvia Bonomi, Silvana Castano, Tiziana Catarci, Valeria De Antonellis, Alfio Ferrara, Michele Melchiori, Elisa Quintarelli, Monica Scannapieco, Fabio A. Schreiber, Letizia Tanca: The ESTEEM platform: enabling P2P semantic collaboration through emerging collective knowledge. J. Intell. Inf. Syst. 36(2): 167-195 (2011)
[j24]Cristiana Bolchini, Antonio Miele, Chiara Sandionigi: A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs. IEEE Trans. Computers 60(12): 1744-1758 (2011)
[c54]Cristiana Bolchini, Chiara Sandionigi: A Reliability-Aware Partitioner for Multi-FPGA Platforms. DFT 2011: 34-40
[c53]Luca Amati, Cristiana Bolchini, Fabio Salice: Optimal Test Set Selection for Fault Diagnosis Improvement. DFT 2011: 93-99
[c52]Cristiana Bolchini, Antonio Miele: An Application-Level Dependability Analysis Framework for Embedded Systems. DFT 2011: 171-178
[c51]Cristiana Bolchini, Antonio Miele, Chiara Sandionigi: Automated Resource-Aware Floorplanning of Reconfigurable Areas in Partially-Reconfigurable FPGA Systems. FPL 2011: 532-538
[c50]Cristiana Bolchini, Antonio Miele, Christian Pilato: Combined architecture and hardening techniques exploration for reliable embedded system design. ACM Great Lakes Symposium on VLSI 2011: 301-306
[c49]Cristiana Bolchini, Chiara Sandionigi, Luca Fossati, David Merodio Codinachs: A reliable fault classifier for dependable systems on SRAM-based FPGAs. IOLTS 2011: 92-97- 2010
[j23]Cristiana Bolchini, Chiara Sandionigi: Fault Classification for SRAM-Based FPGAs in the Space Environment for Fault Mitigation. Embedded Systems Letters 2(4): 107-110 (2010)
[j22]Cristiana Bolchini, Donatella Sciuto: Guest Editors' Introduction: Special Section on System-Level Design of Reliable Architectures. IEEE Trans. Computers 59(5): 577-578 (2010)
[j21]Devis Bianchini, Stefano Montanelli, Carola Aiello, Roberto Baldoni, Cristiana Bolchini, Silvia Bonomi, Silvana Castano, Tiziana Catarci, Valeria De Antonellis, Alfio Ferrara, Michele Melchiori, Elisa Quintarelli, Monica Scannapieco, Fabio A. Schreiber, Letizia Tanca: Emergent Semantics and Cooperation in Multi-knowledge Communities: the ESTEEM Approach. World Wide Web 13(1-2): 3-31 (2010)
[c48]Cristiana Bolchini, Pier Luca Lanzi, Antonio Miele: A multi-objective genetic algorithm framework for design space exploration of reliable FPGA-based systems. IEEE Congress on Evolutionary Computation 2010: 1-8
[c47]Luca Amati, Cristiana Bolchini, Fabio Salice, Federico Franzoso: A Formal Condition to Stop an Incremental Automatic Functional Diagnosis. DSD 2010: 637-643
[c46]Cristiana Bolchini, Antonio Miele, Chiara Sandionigi, Niccolò Battezzati, Luca Sterpone, Massimo Violante: An integrated flow for the design of hardened circuits on SRAM-based FPGAs. European Test Symposium 2010: 214-219
[c45]Luca Amati, Cristiana Bolchini, Fabio Salice, Federico Franzoso: Improving fault diagnosis accuracy by automatic test set modification. ITC 2010: 477-484
2000 – 2009
- 2009
[j20]Cristiana Bolchini, Carlo Curino, Giorgio Orsi, Elisa Quintarelli, Rosalba Rossato, Fabio A. Schreiber, Letizia Tanca: And what can context do for data? Commun. ACM 52(11): 136-140 (2009)
[j19]
[j18]Cristiana Bolchini, Carlo Curino, Elisa Quintarelli, Fabio A. Schreiber, Letizia Tanca: Context information for knowledge reshaping. Int. J. Web Eng. Technol. 5(1): 88-103 (2009)
[c44]Cristiana Bolchini, Fabrizio Castro, Antonio Miele: A Fault Analysis and Classifier Framework for Reliability-Aware SRAM-Based FPGA Systems. DFT 2009: 173-181
[c43]Luca Amati, Cristiana Bolchini, Laura Frigerio, Fabio Salice, William Eklow, Arnold Suvatne, Eugenio Brambilla, Federico Franzoso, Michele Martin: An Incremental Approach to Functional Diagnosis. DFT 2009: 392-400
[c42]Giovanni Beltrame, Cristiana Bolchini, Antonio Miele: Multi-level fault modeling for transaction-level specifications. ACM Great Lakes Symposium on VLSI 2009: 87-92- 2008
[j17]Cristiana Bolchini, Antonio Miele, Fabio Rebaudengo, Fabio Salice, Donatella Sciuto, Luca Sterpone, Massimo Violante: Software and Hardware Techniques for SEU Detection in IP Processors. J. Electronic Testing 24(1-3): 35-44 (2008)
[c41]Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele, Donatella Sciuto: ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration. ASP-DAC 2008: 673-678
[c40]Cristiana Bolchini, Antonio Miele: Design Space Exploration for the Design of Reliable. DFT 2008: 332-340
[c39]Cristiana Bolchini, Antonio Miele, Donatella Sciuto: Fault Models and Injection Strategies in SystemC Specifications. DSD 2008: 88-95
[e2]Cristiana Bolchini, Yong-Bin Kim, Dimitris Gizopoulos, Mohammad Tehranipoor (Eds.): 23rd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2008), 1-3 October 2008, Boston, MA, USA. IEEE Computer Society 2008- 2007
[j16]Cristiana Bolchini, Fabio A. Schreiber, Letizia Tanca: A methodology for a Very Small Data Base design. Inf. Syst. 32(1): 61-82 (2007)
[j15]Cristiana Bolchini, Carlo Curino, Elisa Quintarelli, Fabio A. Schreiber, Letizia Tanca: A data-oriented survey of context models. SIGMOD Record 36(4): 19-26 (2007)
[j14]Stefano Ceri, Cristiana Bolchini, Daniele Braga, Marco Brambilla, Alessandro Campi, Sara Comai, Piero Fraternali, Pier Luca Lanzi, Marco Masseroli, Maristella Matera, Mauro Negri, Giuseppe Pelagatti, Giuseppe Pozzi, Elisa Quintarelli, Fabio A. Schreiber, Letizia Tanca: Data and web management research at Politecnico di Milano. SIGMOD Record 36(4): 43-48 (2007)
[c38]Cristiana Bolchini, Elisa Quintarelli, Rosalba Rossato, Letizia Tanca: Using Context for the Extraction of Relational Views. CONTEXT 2007: 108-121
[c37]Cristiana Bolchini, Antonio Miele, Marco D. Santambrogio: TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs. DFT 2007: 87-95
[c36]Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele, Donatella Sciuto: A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip. DFT 2007: 132-141
[c35]Cristiana Bolchini, Elisa Quintarelli, Rosalba Rossato: Relational Data Tailoring Through View Composition. ER 2007: 149-164
[c34]Cristiana Bolchini, Fabio Salice, Marco D. Santambrogio: Exploring Partial Reconfiguration for Mitigating SEU faults in SRAM-Based FPGAs. ERSA 2007: 199-202
[c33]Cristiana Bolchini, Davide Quarta, Marco D. Santambrogio: SEU mitigation for sram-based fpgas through dynamic partial reconfiguration. ACM Great Lakes Symposium on VLSI 2007: 55-60
[c32]Cristiana Bolchini, Carlo Curino, Giorgio Orsi, Elisa Quintarelli, Fabio A. Schreiber, Letizia Tanca: CADD: A Tool for Context Modeling and Data Tailoring. MDM 2007: 221-223
[e1]Cristiana Bolchini, Yong-Bin Kim, Adelio Salsano, Nur A. Touba (Eds.): 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 26-28 September 2007, Rome, Italy. IEEE Computer Society 2007, ISBN 0-7695-2885-6
[i1]Cristiana Bolchini, Fabio Salice, Donatella Sciuto, Luigi Pomante: Reliable System Specification for Self-Checking Data-Paths. CoRR abs/0710.4685 (2007)- 2006
[j13]Cristiana Bolchini, Paolo Ferrandi, Pier Luca Lanzi, Fabio Salice: Evolving classifiers on field programmable gate arrays: Migrating XCS to FPGAs. Journal of Systems Architecture 52(8-9): 516-533 (2006)
[c31]Maurizio Rebaudengo, Luca Sterpone, Massimo Violante, Cristiana Bolchini, Antonio Miele, Donatella Sciuto: Combined software and hardware techniques for the design of reliable IP processors. DFT 2006: 265-273
[c30]Cristiana Bolchini, Carlo Curino, Fabio A. Schreiber, Letizia Tanca: Context Integration for Mobile Data Tailoring. MDM 2006: 5
[c29]Cristiana Bolchini, Elisa Quintarelli: Context-Driven Data Filtering: A Methodology. OTM Workshops (2) 2006: 1986-1995
[c28]Cristiana Bolchini, Carlo Curino, Fabio A. Schreiber, Letizia Tanca: Context integration for mobile data tailoring. SEBD 2006: 48-55- 2005
[c27]Cristiana Bolchini, Paolo Ferrandi, Pier Luca Lanzi, Fabio Salice: Toward an FPGA implementation of XCS. Congress on Evolutionary Computation 2005: 2053-2060
[c26]Cristiana Bolchini, Fabio Salice, Donatella Sciuto, Luigi Pomante: Reliable System Specification for Self-Checking Data-Paths. DATE 2005: 1278-1283
[c25]Cristiana Bolchini, Antonio Miele, Fabio Salice, Donatella Sciuto: A model of soft error effects in generic IP processors. DFT 2005: 334-342- 2004
[j12]Cristiana Bolchini, Fred J. Meyer: Guest editorial. Journal of Systems Architecture 50(5): 237-238 (2004)
[j11]Cristiana Bolchini, Fabio A. Schreiber, Letizia Tanca: A context-aware methodology for very small data base design. SIGMOD Record 33(1): 71-76 (2004)
[c24]Cristiana Bolchini, Antonio Miele, Fabio Salice, Donatella Sciuto, Luigi Pomante: Reliable System Co-Design: The FIR Case Study. DFT 2004: 433-441
[c23]Cristiana Bolchini, Carlo Curino, Marco Giorgetta, Alessandro Giusti, Antonio Miele, Fabio A. Schreiber, Letizia Tanca: PoLiDBMS: Design and Prototype Implementation of a DBMS for Portable Devices. SEBD 2004: 166-177- 2003
[j10]Cristiana Bolchini, Luigi Pomante, Fabio Salice, Donatella Sciuto: The design of reliable devices for mission-critical applications. IEEE T. Instrumentation and Measurement 52(6): 1703-1712 (2003)
[j9]Cristiana Bolchini, Fabio Salice, Fabio A. Schreiber, Letizia Tanca: Logical and physical design issues for smart card databases. ACM Trans. Inf. Syst. 21(3): 254-285 (2003)
[j8]Cristiana Bolchini: A software methodology for detecting hardware faults in VLIW data paths. IEEE Transactions on Reliability 52(4): 458-468 (2003)
[c22]Cristiana Bolchini, Fabio Salice, Donatella Sciuto, R. Zavaglia: An Integrated Design Approach for Self-Checking FPGAs. DFT 2003: 443-450- 2002
[j7]Cristiana Bolchini, Fabio A. Schreiber: Smart card embedded information systems: a methodology for privacy oriented architectural design. Data Knowl. Eng. 41(2-3): 159-182 (2002)
[j6]Cristiana Bolchini, Luigi Pomante, Fabio Salice, Donatella Sciuto: Reliability Properties Assessment at System Level: A Co-Design Framework. J. Electronic Testing 18(3): 351-356 (2002)
[c21]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: Designing Self-Checking FPGAs through Error Detection Codes. DFT 2002: 60-68
[c20]Cristiana Bolchini, Luigi Pomante, Fabio Salice, Donatella Sciuto: A System Level Approach in Designing Dual-Duplex Fault Tolerant Embedded Systems. IOLTW 2002: 32-
[c19]Cristiana Bolchini, Fabio Salice, Fabio A. Schreiber, Letizia Tanca: Physical and Logical Data Structures for Very Small Databases. SEBD 2002: 337-344- 2001
[c18]Cristiana Bolchini, Fabio Salice: A Software Methodology for Detecting Hardware Faults in VLIW Data Paths. DFT 2001: 170-175
[c17]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: Designing Reliable Embedded Systems Based on 32 Bit Microprocessors. IOLTW 2001: 137
[c16]Cristiana Bolchini, Luigi Pomante, Fabio Salice, Donatella Sciuto: Reliability Properties Assessment at System Level: A Co-design Framework. IOLTW 2001: 165-171
[c15]Cristiana Bolchini, Luigi Pomante, Fabio Salice, Donatella Sciuto: On-line fault detection in a hardware/software co-design environment. ISSS 2001: 51-56- 2000
[j5]Cristiana Bolchini, R. Montandon, Fabio Salice, Donatella Sciuto: Design of VHDL-based totally self-checking finite-state machine and data-path descriptions. IEEE Trans. VLSI Syst. 8(1): 98-103 (2000)
1990 – 1999
- 1999
[c14]Cristiana Bolchini, Luigi Pomante, Donatella Sciuto, Fabio Salice: A Synthesis Methodology Aimed at Improving the Quality of TSC Devices. DFT 1999: 247-255- 1998
[j4]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: Fault Analysis for Networks with Concurrent Error Detection. IEEE Design & Test of Computers 15(4): 66-74 (1998)
[c13]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: Fault Analysis in Networks with Concurrent Error Detection Properties. DATE 1998: 957-958
[c12]Cristiana Bolchini, William Fornaciari, Fabio Salice, Donatella Sciuto: Concurrent Error Detection at Architectural Level. ISSS 1998: 72-75- 1997
[j3]Cristiana Bolchini, Luciano Baresi: Software methodologies in VHDL code analysis. Journal of Systems Architecture 44(1): 3-21 (1997)
[c11]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: A novel methodology for designing TSC networks based on the parity bit code. ED&TC 1997: 440-444
[c10]Cristiana Bolchini, Giacomo Buonanno, M. Cozzini, Donatella Sciuto, Renato Stefanelli: Designing Ad-Hoc Codes for the Realization of Fault Tolerant CMOS Networks. DFT 1997: 204-211
[c9]Cristiana Bolchini, Donatella Sciuto, Fabio Salice: Designing Networks with Error Detection Properties through the Fault-Error Relation. DFT 1997: 290-297
[c8]Cristiana Bolchini, Fabio Salice, Donatella Sciuto: Parity Bit Code: Achieving a Complete Fault Coverage in the Design of TSC Combinational Networks. Great Lakes Symposium on VLSI 1997: 32-
[c7]Cristiana Bolchini, Donatella Sciuto, Fabio Salice: A TSC Evaluation Function for Combinational Circuits. ICCD 1997: 555-560- 1995
[c6]Cristiana Bolchini, Franco Fummi, R. Gemelli, Fabio Salice: A BDD Based Algorithm for Detecting Difficult Faults. ISCAS 1995: 2015-2018
[c5]Cristiana Bolchini, Donatella Sciuto: An Output/State Encoding for Self-Checking Finite State Machine. ISCAS 1995: 2136-2139
[c4]Cristiana Bolchini, Giacomo Buonanno, Donatella Sciuto, Renato Stefanelli: A new switching-level approach to multiple-output functions synthesis. VLSI Design 1995: 125-129- 1994
[c3]Cristiana Bolchini, Giacomo Buonanno, Donatella Sciuto, Renato Stefanelli: A CMOS Fault Tolerant Architecture for Swith-Level Faults. DFT 1994: 10-18
[c2]Cristiana Bolchini, Franco Fummi, Donatella Sciuto: Two-Dimensional Sequential Array Architectures: Design for Testability Approaches. ISCAS 1994: 81-84
[c1]Cristiana Bolchini, Giacomo Buonanno, Donatella Sciuto, Renato Stefanelli: CMOS Reliability Improvements Through a New Fault Tolerant Technique. ISCAS 1994: 83-86- 1993
[j2]Cristiana Bolchini, Franco Fummi: FSM fault models impact on test performances. Microprocessing and Microprogramming 38(1-5): 229-236 (1993)
[j1]Cristiana Bolchini, Massimo Bombana, Patrizia Cavalloro, Claudio Costi, Franco Fummi, Giuseppe Zaza: A design methodology for the correct specification of VLSI systems. Microprocessing and Microprogramming 38(1-5): 563-570 (1993)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-24 23:07 CEST by the dblp team



