| 2012 | ||
|---|---|---|
| c8 | Jean-Michel Chabloz, Ahmed Hemani: Low-Latency No-Handshake GALS Interfaces for Fast-Receiver Links. VLSI Design 2012: 191-196 | |
| 2011 | ||
| c7 | Jean-Michel Chabloz, Ahmed Hemani: Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers. DSD 2011: 157-164 | |
| c6 | Jean-Michel Chabloz, Ahmed Hemani: A GALS Network-on-Chip based on rationally-related frequencies. ICCD 2011: 12-18 | |
| 2010 | ||
| c5 | Jean-Michel Chabloz, Ahmed Hemani: Lowering the latency of interfaces for rationally-related frequencies. ICCD 2010: 23-30 | |
| c4 | Jean-Michel Chabloz, Ahmed Hemani: Distributed DVFS using rationally-related frequencies and discrete voltage levels. ISLPED 2010: 247-252 | |
| c3 | Bernard Candaele, Sylvain Aguirre, Michel Sarlotte, Iraklis Anagnostopoulos, Sotirios Xydis, Alexandros Bartzas, Dimitris Bekiaris, Dimitrios Soudris, Zhonghai Lu, Xiaowen Chen, Jean-Michel Chabloz, Ahmed Hemani, Axel Jantsch, Geert Vanmeerbeeck, Jari Kreku, Kari Tiensyrjä, Fragkiskos Ieromnimon, Dimitrios Kritharidis, Andreas Wiefrink, Bart Vanthournout, Philippe Martin: Mapping Optimisation for Scalable Multi-core ARchiTecture: The MOSART Approach. ISVLSI 2010: 518-523 | |
| c2 | Jean-Michel Chabloz, Shohreh Sharif Mansouri, Elena Dubrova: An Algorithm for Constructing a Fastest Galois NLFSR Generating a Given Sequence. SETA 2010: 41-54 | |
| 2009 | ||
| c1 | Jean-Michel Chabloz, Ahmed Hemani: A flexible communication scheme for rationally-related clock frequencies. ICCD 2009: 109-116 | |
Colors in the list of coauthors
Last update Sun May 26 08:43:25 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page