| 2010 | ||
|---|---|---|
| c4 | Brion L. Keller, Krishna Chakravadhanula, Brian Foutz, Vivek Chickermane, R. Malneedi, Thomas J. Snethen, Vikram Iyengar, David E. Lackey, Gary Grise: Low cost at-speed testing using On-Product Clock Generation compatible with test compression. ITC 2010: 724-733 | |
| 2009 | ||
| j1 | Krishna Chakravadhanula, Vivek Chickermane: Automating IEEE 1500 Core Test—An EDA Perspective. IEEE Design & Test of Computers 26(3): 6-15 (2009) | |
| c3 | Krishna Chakravadhanula, Vivek Chickermane, Brion L. Keller, Patrick R. Gallagher Jr., Anis Uzzaman: Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?. Asian Test Symposium 2009: 295-300 | |
| c2 | Krishna Chakravadhanula, Vivek Chickermane, Brion L. Keller, Patrick R. Gallagher Jr., Prashant Narang: Capture power reduction using clock gating aware test generation. ITC 2009: 1-9 | |
| 2008 | ||
| c1 | Vivek Chickermane, Patrick R. Gallagher Jr., James Sage, Paul Yuan, Krishna Chakravadhanula: A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs. ITC 2008: 1-10 | |
Data released under the ODC-BY 1.0 license — See also our legal information page