| 2006 | ||
|---|---|---|
| c3 | Yu-Chin Hsu, Fur-Shing Tsai, Wells Jong, Ying-Tsai Chang: Visibility enhancement for silicon debug. DAC 2006: 13-18 | |
| 2004 | ||
| j1 | Ying-Tsai Chang, Kwang-Ting Cheng: Self-referential verification for gate-level implementations of arithmetic circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 23(7): 1102-1112 (2004) | |
| 2002 | ||
| c2 | Ying-Tsai Chang, Kwang-Ting Cheng: Self-referential verification of gate-level implementations of arithmetic circuits. DAC 2002: 311-316 | |
| 2001 | ||
| c1 | Ying-Tsai Chang, Kwang-Ting Cheng: Induction-Based Gate-Level Verification of Multipliers. ICCAD 2001: 190- | |
| 1 | Kwang-Ting Cheng (Kwang-Ting (Tim) Cheng) | |
| 2 | Yu-Chin Hsu | |
| 3 | Wells Jong | |
| 4 | Fur-Shing Tsai |
Data released under the ODC-BY 1.0 license — See also our legal information page