- CSB - MetaPress - Google - Bing - Yahoo
 | 2003 | |
|---|---|---|
| j3 |      | Lauren Hui Chen, Malgorzata Marek-Sadowska, Forrest Brewer: Buffer delay change in the presence of power and ground noise. IEEE Trans. VLSI Syst. 11(3): 461-473 (2003) |
| 2002 | ||
| c7 | | Lauren Hui Chen, Malgorzata Marek-Sadowska, Forrest Brewer: Coping with buffer delay change due to power and ground noise. DAC 2002: 860-865 |
| c6 | | Arindam Mukherjee, Kai Wang, Lauren Hui Chen, Malgorzata Marek-Sadowska: Sizing Power/Ground Meshes for Clocking and Computing Circuit Components. DATE 2002: 176-183 |
| c5 | | Lauren Hui Chen, Malgorzata Marek-Sadowska: Closed-Form Crosstalk Noise Metrics for Physical Design Applications. DATE 2002: 812-819 |
| c4 | | Lauren Hui Chen, Malgorzata Marek-Sadowska: Incremental delay change due to crosstalk noise. ISPD 2002: 120-125 |
| c3 | | Lauren Hui Chen, Malgorzata Marek-Sadowska: Efficient Closed-Form Crosstalk Delay Metrics. ISQED 2002: 431-436 |
| 2001 | ||
| j2 | | Lauren Hui Chen, Malgorzata Marek-Sadowska: Aggressor alignment for worst-case crosstalk noise. IEEE Trans. on CAD of Integrated Circuits and Systems 20(5): 612-621 (2001) |
| 2000 | ||
| c2 | | Lauren Hui Chen, Malgorzata Marek-Sadowska: Aggressor alignment for worst-case coupling noise. ISPD 2000: 48-54 |
| 1999 | ||
| j1 | | Ashok Vittal, Lauren Hui Chen, Malgorzata Marek-Sadowska, Kai-Ping Wang, Sherry Yang: Crosstalk in VLSI interconnections. IEEE Trans. on CAD of Integrated Circuits and Systems 18(12): 1817-1824 (1999) |
| c1 | | Ashok Vittal, Lauren Hui Chen, Malgorzata Marek-Sadowska, Kai-Ping Wang, Sherry Yang: Modeling Crosstalk in Resistive VLSI Interconnections. VLSI Design 1999: 470-475 |
| 1 | Forrest Brewer | |
| 2 | Malgorzata Marek-Sadowska | |
| 3 | Arindam Mukherjee | |
| 4 | Ashok Vittal | |
| 5 | Kai Wang | |
| 6 | Kai-Ping Wang | |
| 7 | Sherry Yang |
Data released under the ODC-BY 1.0 license — See also our legal information page