| 2012 | ||
|---|---|---|
| c7 | Roel Jordans, Rosilde Corvino, Lech Józwiak: Algorithm Parallelism Estimation for Constraining Instruction-Set Synthesis for VLIW Processors. DSD 2012: 152-155 | |
| c6 | Lech Józwiak, Menno Lindwer, Rosilde Corvino, Paolo Meloni, Laura Micconi, Jan Madsen, Erkan Diken, Deepak Gangadharan, Roel Jordans, Sebastiano Pomata, Paul Pop, Giuseppe Tuveri, Luigi Raffo: ASAM: Automatic Architecture Synthesis and Application Mapping. DSD 2012: 216-225 | |
| c5 | Rosilde Corvino, Erkan Diken, Abdoulaye Gamatié, Lech Józwiak: Transformation-Based Exploration of Data Parallel Architecture for Customizable Hardware: A JPEG Encoder Case Study. DSD 2012: 774-781 | |
| c4 | Rosilde Corvino, Abdoulaye Gamatié: Abstract Clocks for the DSE of Data-Intensive Applications on MPSoCs. ISPA 2012: 729-736 | |
| c3 | Rosilde Corvino, Abdoulaye Gamatié, Marc Geilen, Lech Józwiak: Design space exploration in application-specific hardware synthesis for multiple communicating nested loops. ICSAMOS 2012: 128-135 | |
| 2010 | ||
| c2 | Rosilde Corvino, Abdoulaye Gamatié, Pierre Boulet: Architecture Exploration for Efficient Data Transfer and Storage in Data-Parallel Applications. Euro-Par (1) 2010: 101-116 | |
| 2008 | ||
| c1 | Rosilde Corvino, Stéphane Mancini, Roberto Guizzetti: Automatic generation of a parallel tile processing unit for algorithms with non-affine array references. IFMT 2008: 11 | |
Colors in the list of coauthors
Last update Sat May 25 06:22:24 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page