Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Jean-Marc Daveau
2010 – today
- 2011
[c9]Josep Torras Flaquer, Jean-Marc Daveau, Lirida A. B. Naviner, Philippe Roche: An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities. IOLTS 2011: 98-103- 2010
- [j5]Josep Torras Flaquer, Jean-Marc Daveau, Lirida A. B. Naviner, Philippe Roche: Fast reliability analysis of combinatorial logic circuits using conditional probabilities. Microelectronics Reliability 50(9-11): 1215-1218 (2010)
- [c8]Josep Torras Flaquer, Jean-Marc Daveau, Lirida A. B. Naviner, Philippe Roche: Handling reconvergent paths using conditional probabilities in combinatorial logic netlist reliability estimation. ICECS 2010: 263-267
2000 – 2009
- 2008
- [c7]Philippe Roche, Mark Lysinger, Gilles Gasiot, Jean-Marc Daveau, Mehdi Zamanian, Pierre Dautriche: Growing Interest of Advanced Commercial CMOS Technologies for Space and Medical Applications. Illustration with a New Nano-Power and Radiation-Hardened SRAM in 130nm CMOS. IOLTS 2008: 46-48
- 2004
- [c6]Jean-Marc Daveau, Thomas Thery, Thierry Lepley, Miguel Santana: A retargetable register allocation framework for embedded processors. LCTES 2004: 202-210
- 2002
- [c5]Valérie Bertin, Jean-Marc Daveau, Philippe Guillaume, Thierry Lepley, Denis Pilat, Claire Richard, Miguel Santana, Thomas Thery: FlexCC2: An Optimizing Retargetable C Compiler for DSP Processors. EMSOFT 2002: 382-398
- 2001
- [j4]Reinaldo A. Bergamaschi, Subhrajit Bhattacharya, Ronoldo Wagner, Colleen Fellenz, Michael Muhlada, William R. Lee, Foster White, Jean-Marc Daveau: Automating the Design of SOCs Using Cores. IEEE Design & Test of Computers 18(5): 32-45 (2001)
- 2000
- [j3]Fabiano Hessel, Pascal Coste, Philippe Le Marrec, Nacer-Eddine Zergainoh, Gabriela Nicolescu, Jean-Marc Daveau, Ahmed Amine Jerraya: Interlanguage Communication Synthesis for Heterogeneous Specifications. Design Autom. for Emb. Sys. 5(3-4): 223-236 (2000)
1990 – 1999
- 1999
- [c4]Fabiano Hessel, Philippe Coste, P. LeMarrec, Nacer-Eddine Zergainoh, Jean-Marc Daveau, Ahmed Amine Jerraya: Communication Interface Synthesis for Multilanguage Specifications. IEEE International Workshop on Rapid System Prototyping 1999: 15-20
- 1998
- [j2]Mohamed Abid, Tarek Ben Ismail, Adel Changuel, Carlos A. Valderrama, M. Romdhani, Gilberto Fernandes Marchioro, Jean-Marc Daveau, Ahmed Amine Jerraya: Hardware/Software Co-Design Methodology for Design of Embedded Systems. Integrated Computer-Aided Engineering 5(1): 69-84 (1998)
- [c3]Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ahmed Amine Jerraya: Hardware/software co-design of an ATM network interface card: a case study. CODES 1998: 111-115
- 1997
- [j1]Jean-Marc Daveau, Gilberto Fernandes Marchioro, Tarek Ben Ismail, Ahmed Amine Jerraya: Protocol selection and interface generation for HW-SW codesign. IEEE Trans. VLSI Syst. 5(1): 136-144 (1997)
- [c2]Gilberto Fernandes Marchioro, Jean-Marc Daveau, Ahmed Amine Jerraya: Transformational partitioning for co-design of multiprocessor systems. ICCAD 1997: 508-515
- 1995
- [c1]Jean-Marc Daveau, Tarek Ben Ismail, Ahmed Amine Jerraya: Synthesis of system-level communication by an allocation-based approach. ISSS 1995: 150-155
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-14 22:42 CEST by the dblp team