- CSB - MetaPress - Google - Bing - Yahoo
 | 2013 | |
|---|---|---|
| c23 |      | Marc-André Daigneault, Jean-Pierre David: Hardware description and synthesis of control-intensive reconfigurable dataflow architectures (abstract only). FPGA 2013: 274-275 |
| 2012 | ||
| j4 | | H. Fortin-Blanchette, Tarek Ould Bachir, Jean-Pierre David: A State-Space Modeling Approach for the FPGA-Based Real-Time Simulation of High Switching Frequency Power Converters. IEEE Transactions on Industrial Electronics 59(12): 4555-4567 (2012) |
| c22 | | Marc-André Daigneault, Jean-Pierre David: Raising the abstraction level of HDL for control-dominant applications. FPL 2012: 515-518 |
| c21 | | Mathieu Allard, Patrick Grogan, Yvon Savaria, Jean-Pierre David: Two-level configuration for FPGA: A new design methodology based on a computing fabric. ISCAS 2012: 265-268 |
| c20 | | Marc-André Daigneault, Jean-Pierre David: Synchronized-transfer-level design methodology applied to hardware matrix multiplication. ReConFig 2012: 1-7 |
| 2011 | ||
| j3 | | Marc-André Daigneault, Jean-Pierre David: A High-Resolution Time-to-Digital Converter on FPGA Using Dynamic Reconfiguration. IEEE T. Instrumentation and Measurement 60(6): 2070-2079 (2011) |
| j2 | | Etienne Bergeron, Louis-David Perron, Marc Feeley, Jean-Pierre David: Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware Compilation. TRETS 4(2): 12 (2011) |
| 2010 | ||
| c19 | | Tarek Ould Bachir, Jean-Pierre David: Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision. FCCM 2010: 105-108 |
| c18 | | Marc-André Daigneault, Jean-Pierre David: Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only). FPGA 2010: 283 |
| 2009 | ||
| c17 | | Mathieu Allard, Patrick Grogan, Jean-Pierre David: A Scalable Architecture for Multivariate Polynomial Evaluation on FPGA. ReConFig 2009: 107-112 |
| 2008 | ||
| c16 | | Etienne Bergeron, Marc Feeley, Jean-Pierre David: Hardware JIT Compilation for Off-the-Shelf Dynamically Reconfigurable FPGAs. CC 2008: 178-192 |
| c15 | | Jean-Michel Adam, Anne Lejeune, Sandra Michelet, Jean-Pierre David, Christian Martel: Setting up On-Line Learning Experiments: The LearningLab Platform. ICALT 2008: 761-763 |
| c14 | | Marc-André Daigneault, J. M. Pierre Langlois, Jean-Pierre David: Application Specific Instruction set processor specialized for block motion estimation. ICCD 2008: 266-271 |
| 2007 | ||
| j1 | | Jean-Pierre David, Kassem Kalach, Nicolas Tittley: Hardware Complexity of Modular Multiplication and Exponentiation. IEEE Trans. Computers 56(10): 1308-1319 (2007) |
| 2006 | ||
| c13 | | Emmanuelle Villiot-Leclercq, Jean-Pierre David, Anne Lejeune: Expressing Learning Scenarios with Computer Independent Models. ICALT 2006: 520-522 |
| c12 | | Christian Martel, Laurence Vignollet, Christine Ferraris, Jean-Pierre David, Anne Lejeune: Modeling Collaborative Learning Activities on e-Learning Platforms. ICALT 2006: 707-709 |
| c11 | | Christian Martel, Laurence Vignollet, Christine Ferraris, Jean-Pierre David, Anne Lejeune: LDL: An Alternative EML. ICALT 2006: 1107-1108 |
| c10 | | Laurence Vignollet, Jean-Pierre David, Christine Ferraris, Christian Martel, Anne Lejeune: Comparing Educational Modeling Languages on a Case Study. ICALT 2006: 1149-1151 |
| c9 | | Jean-Pierre David, Anne Lejeune, Emmanuelle Villiot-Leclercq: Expressing Workshop Scenario with Computer Independent Model. ICALT 2006: 1168-1169 |
| 2005 | ||
| c8 | | Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley, Jean-Pierre David: High Level Synthesis for Data-Driven Applications. IEEE International Workshop on Rapid System Prototyping 2005: 54-60 |
| 2004 | ||
| c7 | | Jean-Pierre David, Etienne Bergeron: An Intermediate Level HDL for System Level Design. FDL 2004: 526-536 |
| c6 | | Jean-Pierre David, Etienne Bergeron: A Step towards Intelligent Translation from High-Level Design to RTL. IWSOC 2004: 183-188 |
| 2002 | ||
| c5 | | Jean-Jacques Quisquater, François-Xavier Standaert, Gaël Rouvroy, Jean-Pierre David, Jean-Didier Legat: A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation. FPL 2002: 780-789 |
| c4 | | François Koeune, Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Pierre David, Jean-Didier Legat: An FPGA Implementation of the Linear Cryptanalysis. FPL 2002: 845-852 |
| 2001 | ||
| c3 |  | Jean-Pierre David, Tony Postiau, Paul Fisette, Jean-Didier Legat: Implementation of very large dataflow graphs on a reconfigurable architecture for robotic applications. IPDPS 2001: 143 |
| 1998 | ||
| c2 | | Jean-Pierre David, Jean-Didier Legat: A Data-Flow Oriented Co-Design for Reconfigurable Systems. International Workshop on Rapid System Prototyping 1998: 207-211 |
| 1996 | ||
| c1 | | Jean-Pierre David, André Cogne, Annick Dutel: Hypermedia Exercises Prototyping and Modelising. CALISCE 1996: 252-260 |
Colors in the list of coauthors
Last update Wed May 22 11:43:40 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page