Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Nikitas J. Dimopoulos
2010 – today
- 2012
[c46]Anthony Kroeker, Nikitas J. Dimopoulos, Farshad Khunjush: Using indirection to minimize message delivery latency on cache-less many-core architectures. CCECE 2012: 1-6
[c45]Ali Jooya, Amirali Baniasadi, Nikitas J. Dimopoulos: Efficient Design Space Exploration of GPGPU Architectures. Euro-Par Workshops 2012: 518-527
[c44]B. Keshavarz Hedayati, Rafael Parra-Hernandez, Erik M. Laxdal, Nikitas J. Dimopoulos, Panagiotis Alexiou, V. J. Demopoulos: An improved neural network ensemble model of Aldose Reductase inhibitory activity. IJCNN 2012: 1-7
2000 – 2009
- 2009
[j14]Daniel C. Vanderster, Nikitas J. Dimopoulos, Rafael Parra-Hernandez, Randall J. Sobie: Resource allocation on computational grids using a utility model and the knapsack problem. Future Generation Comp. Syst. 25(1): 35-50 (2009)
[j13]Farshad Khunjush, Nikitas J. Dimopoulos: Hiding message delivery latency using Direct-to-Cache-Transfer techniques in message passing environments. Microprocessors and Microsystems - Embedded Hardware Design 33(7-8): 430-440 (2009)
[c43]Nainesh Agarwal, Nikitas J. Dimopoulos: Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing. SAMOS 2009: 108-117
[e2]Koen Bertels, Nikitas J. Dimopoulos, Cristina Silvano, Stephan Wong (Eds.): Embedded Computer Systems: Architectures, Modeling, and Simulation, 9th International Workshop, SAMOS 2009, Samos, Greece, July 20-23, 2009. Proceedings. Lecture Notes in Computer Science 5657, Springer 2009, ISBN 978-3-642-03137-3- 2008
[c42]Farshad Khunjush, Nikitas J. Dimopoulos: Extended characterization of DMA transfers on the Cell BE processor. IPDPS 2008: 1-8
[c41]Nainesh Agarwal, Nikitas J. Dimopoulos: FSMD partitioning for low power using simulated annealing. ISCAS 2008: 1244-1247
[c40]Nainesh Agarwal, Nikitas J. Dimopoulos: FSMD Partitioning for Low Power Using ILP. ISVLSI 2008: 63-68
[e1]Mladen Berekovic, Nikitas J. Dimopoulos, Stephan Wong (Eds.): Embedded Computer Systems: Architectures, Modeling, and Simulation, 8th International Workshop, SAMOS 2008, Samos, Greece, July 21-24, 2008. Proceedings. Lecture Notes in Computer Science 5114, Springer 2008, ISBN 978-3-540-70549-9- 2007
[c39]Daniel C. Vanderster, Amirali Baniasadi, Nikitas J. Dimopoulos: Exploiting Task Temperature Profiling in Temperature-Aware Task Scheduling for Computational Clusters. Asia-Pacific Computer Systems Architecture Conference 2007: 175-185
[c38]Daniel C. Vanderster, Nikitas J. Dimopoulos, Randall J. Sobie: Intelligent Selection of Fault Tolerance Techniques on the Grid. eScience 2007: 69-76
[c37]Daniel C. Vanderster, Nikitas J. Dimopoulos, Randall J. Sobie: Improved Grid Metascheduler Design using the Plackett-Burman Methodology. HPCS 2007: 9
[c36]Nainesh Agarwal, Nikitas J. Dimopoulos: Towards Automated Power Gating of Registers using CoDeL. ISCAS 2007: 1629-1632
[c35]Farshad Khunjush, Nikitas J. Dimopoulos: Comparing Direct-to-Cache Transfer Policies to TCP/IP and M-VIA During Receive Operations in MPI Environments. ISPA 2007: 208-222
[c34]Nainesh Agarwal, Nikitas J. Dimopoulos: DSPstone Benchmark of CoDeL's Automated Clock Gating Platform. ISVLSI 2007: 508-509
[c33]Nainesh Agarwal, Nikitas J. Dimopoulos: Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction. SAMOS 2007: 294-303- 2006
[j12]Farshad Khunjush, Nikitas J. Dimopoulos: Hiding message delivery and reducing memory access latency by providing direct-to-cache transfer during receive operations in a message passing environment. SIGARCH Computer Architecture News 34(1): 41-48 (2006)
[c32]Farshad Khunjush, Nikitas J. Dimopoulos: Lazy direct-to-cache transfer during receive operations in a message passing environment. Conf. Computing Frontiers 2006: 331-340
[c31]Daniel C. Vanderster, Nikitas J. Dimopoulos, Randall J. Sobie: Metascheduling Multiple Resource Types using the MMKP. GRID 2006: 231-237
[c30]Daniel C. Vanderster, Nikitas J. Dimopoulos, Rafael Parra-Hernandez, Randall J. Sobie: Evaluation of Knapsack-Based Scheduling Using the NPACI JOBLOG. HPCS 2006: 15
[c29]Daniel C. Vanderster, Nikitas J. Dimopoulos: Sensitivity analysis of knapsack-based task scheduling on the grid. ICS 2006: 317-323
[c28]Nainesh Agarwal, Nikitas J. Dimopoulos: Power efficient rapid hardware development using CoDel and automated clock gating. ISCAS 2006
[c27]Nainesh Agarwal, Nikitas J. Dimopoulos: Efficient Automated Clock Gating Using CoDeL. SAMOS 2006: 79-88- 2005
[j11]Rafael Parra-Hernandez, Nikitas J. Dimopoulos: A New Heuristic for Solving the Multichoice Multidimensional Knapsack Problem. IEEE Transactions on Systems, Man, and Cybernetics, Part A 35(5): 708-717 (2005)
[c26]Stephen W. Neville, Nikitas J. Dimopoulos: Optimal fault detection for coarsely quantized systems. SMC 2005: 151-157- 2004
[c25]Rafael Parra-Hernandez, Daniel C. Vanderster, Nikitas J. Dimopoulos: Resource Management and Knapsack Formulations on the Grid. GRID 2004: 94-101
[c24]Radhakrishnan Sivakumar, Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: CoDeL: Automatically Synthesizing Network Interface Controllers. SAMOS 2004: 78-87
[c23]Nainesh Agarwal, Nikitas J. Dimopoulos: Using CoDeL to Rapidly Prototype Network Processsor Extensions. SAMOS 2004: 333-342
[c22]Erik M. Laxdal, Rafael Parra-Hernandez, Nikitas J. Dimopoulos: Guided construction of training data set for neural networks. SMC (6) 2004: 5905-5910- 2003
[c21]Stamatis Vassiliadis, Nikitas J. Dimopoulos, Jean-Francois Collard, Arndt Bode: Topic Introduction. Euro-Par 2003: 541-542
[c20]Rafael Parra-Hernandez, Nikitas J. Dimopoulos: Channel resource allocation/reallocation in cellular communication and linear programming. SMC 2003: 2983-2989- 2002
[j10]Ahmad Afsahi, Nikitas J. Dimopoulos: Efficient communication using message prediction for clusters of multiprocessors. Concurrency and Computation: Practice and Experience 14(10): 859-883 (2002)
[j9]Ahmad Afsahi, Nikitas J. Dimopoulos: Analysis of a Latency Hiding Broadcasting Algorithm on a Reconfigurable Optical Interconnect. Parallel Processing Letters 12(1): 41-50 (2002)
[c19]Ahmad Afsahi, Nikitas J. Dimopoulos: Architectural Extensions to Support Efficient Communication Using Message Prediction. HPCS 2002: 20-27- 2001
[j8]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: Optimal Total Exchange in Cayley Graphs. IEEE Trans. Parallel Distrib. Syst. 12(11): 1162-1168 (2001)- 2000
[c18]Ahmad Afsahi, Nikitas J. Dimopoulos: Efficient Communication Using Message Prediction for Cluster Multiprocessors. CANPC 2000: 162-178
1990 – 1999
- 1999
[j7]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: On Broadcasting Time. Parallel Processing Letters 9(1): 3-8 (1999)
[c17]Ahmad Afsahi, Nikitas J. Dimopoulos: Hiding Communication Latency in Reconfigurable Message-Passing Environments. IPPS/SPDP 1999: 55-60- 1998
[j6]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: A Theory for Total Exchange in Multidimensional Interconnection Networks. IEEE Trans. Parallel Distrib. Syst. 9(7): 639-649 (1998)
[c16]Ahmad Afsahi, Nikitas J. Dimopoulos: Communications Latency Hiding Techniques for a Reconfigurable Optical Interconnect: Benchmark Studies. PARA 1998: 1-6- 1997
[c15]Ahmad Afsahi, Nikitas J. Dimopoulos: Collective Communications on a Reconfigurable Optical Interconnect. OPODIS 1997: 167-182- 1996
[c14]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: Tota; Exchange in Cayley Networks. Euro-Par, Vol. I 1996: 341-346
[c13]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: Leaf Communications in Complete Trees. Euro-Par, Vol. I 1996: 347-352
[c12]Vassilios V. Dimakopoulos, Nikitas J. Dimopoulos: Decomposition of Total Exchange for Multidimensional Interconnects. ICPP, Vol. 1 1996: 17-21- 1995
[j5]Nikitas J. Dimopoulos, Vassilios V. Dimakopoulos: Optimal and Suboptimal Processor Allocation for Hypercycle-based Multiprocessors. IEEE Trans. Parallel Distrib. Syst. 6(2): 175-185 (1995)
[j4]Athanasios Rontogiannis, Nikitas J. Dimopoulos: A probabilistic approach for reducing the search cost in binary decision trees. IEEE Transactions on Systems, Man, and Cybernetics 25(2): 362-370 (1995)
[c11]Marco A. Escalante, Nikitas J. Dimopoulos: Assessing the feasibility of interface designs before their implementation. ASP-DAC 1995- 1993
[c10]Chris M. Jubien, Nikitas J. Dimopoulos: Recurrent neural networks in systems identification. ISCAS 1993: 2458-2461- 1992
[c9]Nikitas J. Dimopoulos, M. Chowdhury, Radhakrishnan Sivakumar, Vassilios V. Dimakopoulos: Routing in Hypercycles. Deadlock Free and Backtracking Strategies. PARLE 1992: 973-974- 1991
[j3]R. V. Dantu, Nikitas J. Dimopoulos, R. V. Patel, A. J. Al-Khalili: Depth perception using blurring and its application in VLSI wafer probing. Mach. Vis. Appl. 5(1): 35-45 (1991)
[c8]Nikitas J. Dimopoulos, Shivakumar Radhakrishnan, Don Radvan: Routing and processor allocation on a Hypercycle-based multiprocessor. ICS 1991: 105-114- 1990
[c7]Nikitas J. Dimopoulos, Don Radvan, Kin F. Li: Performance Evaluation of the Backtrack-to-Origin-and-Retry Routing for Hypercycle-Based Interconnection Networks. ICDCS 1990: 278-284
[c6]Nikitas J. Dimopoulos, Ben Huber, Kin F. Li, D. Caughey, Marco A. Escalante, Dongni Li, R. Burnett, Eric G. Manning: Modelling Signal Behaviour in DAME. IEA/AIE (Vol. 2) 1990: 716-725
1980 – 1989
- 1989
[c5]Nikitas J. Dimopoulos, Kin F. Li, Eric G. Manning: DAME: a rule based designer of microprocessor based systems. IEA/AIE (1) 1989: 486-492- 1988
[j2]Nikitas J. Dimopoulos, Eric Chi-Wah Wong: Collision-free protocol for local area networks. Computer Communications 11(4): 208-214 (1988)- 1987
[c4]R. D. Rasmussen, G. S. Bolotin, Nikitas J. Dimopoulos, B. F. Lewis, R. M. Manning: Advanced General Purpose Multicomputer for Space Applications. ICPP 1987: 54-57
[c3]Nikitas J. Dimopoulos, Kin F. Li, Eric Chi-Wah Wong, R. V. Dantu, J. William Atwood: The Homogeneous Multiprocessor System, An Overview. ICPP 1987: 592-599
[c2]R. D. Rasmussen, Nikitas J. Dimopoulos, G. S. Bolotin, B. F. Lewis, R. M. Manning: MAX: Advanced General Purpose Real-Time Multicomputer for Space Applications. RTSS 1987: 70-78- 1985
[j1]Nikitas J. Dimopoulos: On the Structure of the Homogeneous Multiprocessor. IEEE Trans. Computers 34(2): 141-150 (1985)- 1983
[c1]Nikitas J. Dimopoulos: The Homogeneous Multiprocessor Architecture : Structure and Performance Analysis. ICPP 1983: 520-523
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-23 21:36 CEST by the dblp team



