| 2008 | ||
|---|---|---|
| j5 | Jan Lemeire, Erik F. Dirkx, Walter Colitti: Modeling the Performance of Communication Schemes on Network Topologies. Parallel Processing Letters 18(2): 205-220 (2008) | |
| 2007 | ||
| j4 | Jan Lemeire, Erik F. Dirkx, Frederik Verbist: Causal analysis for performance modeling of computer programs. Scientific Programming 15(3): 121-136 (2007) | |
| 2006 | ||
| c11 | Gerd Van den Branden, Geert Braeckman, Abdellah Touhafi, Erik F. Dirkx: Case Study: Implementation of a Virtual Instrument on a Dynamically Reconfigurable Platform. ARC 2006: 12-17 | |
| 2005 | ||
| c10 | Gerd Van den Branden, Abdellah Touhafi, Erik F. Dirkx: A Design Methodology to Generate Dynamically Self-Reconfigurable SoCs for Virtex-II Pro FPGAs. FPT 2005: 325-326 | |
| 2004 | ||
| j3 | Johan Parent, Katja Verbeeck, Jan Lemeire, Ann Nowé, Kris Steenhaut, Erik F. Dirkx: Adaptive load balancing of parallel applications with multi-agent reinforcement learning on heterogeneous systems. Scientific Programming 12(2): 71-79 (2004) | |
| c9 | Jan Lemeire, Bart Smets, Philippe Cara, Erik F. Dirkx: Exploiting Symmetry for Partitioning Models in Parallel Discrete Event Simulation. PADS 2004: 189-194 | |
| c8 | Jan Lemeire, Andy Crijns, John Crijns, Erik F. Dirkx: A Refinement Strategy for a User-Oriented Performance Analysis. PVM/MPI 2004: 388-396 | |
| 1999 | ||
| c7 | Abdellah Touhafi, Wouter Brissinck, Erik F. Dirkx: Reconfigurable Programming in the Large on Extendable Uniform Reconfigurable Computing Array's: An Integrated Approach Based on Reconfigurable Virtual Architectures. FPL 1999: 469-474 | |
| c6 | Abdellah Touhafi, Wouter Brissinck, Erik F. Dirkx: Scalable Run Time Reconfigurable Architecture. VLSI 1999: 113-124 | |
| 1998 | ||
| j2 | Wouter Brissinck, Erik F. Dirkx: Analysis of large ATM switches using a platform-independent simulation environment. Journal of Systems Architecture 44(6-7): 411-431 (1998) | |
| c5 | Abdellah Touhafi, Wouter Brissinck, Erik F. Dirkx: Simulation of ATM Switches Using Dynamically Reconfigurable FPGAs. FPL 1998: 461-465 | |
| 1996 | ||
| j1 | W. Liu, Erik F. Dirkx, Guido H. Petit, J. Tiberghien: Modelling and performance assessment of large ATM switching networks on loosely-coupled parallel processors. Microprocessing and Microprogramming 41(10): 681-689 (1996) | |
| c4 | Abdellah Touhafi, Wouter Brissinck, Erik F. Dirkx: The Implementation of a Field Programmable Logic Based Co-Processor for the Acceleration of Discrete Event Simulators. FPL 1996: 415-424 | |
| c3 | W. Liu, Guido H. Petit, Erik F. Dirkx: Simulation of ATM Exchanges on a Parallel Computer. HPCN Europe 1996: 921-922 | |
| c2 | Abdellah Touhafi, Wouter Brissinck, Erik F. Dirkx: Development of PVM Code for a Low Latency Switch Based Interconnect. PVM 1996: 229-234 | |
| 1995 | ||
| c1 | W. Liu, Guido H. Petit, Erik F. Dirkx: Performance Assessment of Large ATM Switching Networks with Parallel Simulation Tool. ICPP (3) 1995: 142-145 | |
Colors in the list of coauthors
Last update Thu May 23 11:18:02 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page