Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Apostolos Dollas
2010 – today
- 2013
[j19]Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, Apostolos Dollas: HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system. TACO 9(4): 47 (2013)- 2012
[j18]Grigorios Chrysos, Apostolos Dollas, Nikolaos G. Bourbakis: An embedded software-reconfigurable color segmentation architecture for image processing systems. Microprocessors and Microsystems - Embedded Hardware Design 36(3): 215-231 (2012)
[c44]Grigorios Chrysos, Euripides Sotiriades, Christos Rousopoulos, Apostolos Dollas, Agathoklis Papadopoulos, Ioannis Kirmitzoglou, Vasilis J. Promponas, Theocharis Theocharides, George Petihakis, Jacques Lagnel, Panagiotis Vavylis, George Kotoulas: Opportunities from the use of FPGAs as platforms for bioinformatics algorithms. BIBE 2012: 559-565
[c43]Alexios Balatsoukas-Stimming, Apostolos Dollas: FPGA-based design and implementation of a multi-GBPS LDPC decoder. FPL 2012: 262-269
[c42]Kyprianos Papadimitriou, Dionisios N. Pnevmatikatos, Apostolos Dollas, Christos Koulamas, Stavros Aggelidakis, Petros Chatzidakis, Leonidas Vasilikiotis, Maria Emmanouilidou: Developing RFID-Based Systems for Security in Marine Transportations. Panhellenic Conference on Informatics 2012: 50-55
[c41]Ioannis Papaefstathiou, Euripides Sotiriades, Stratos Apostolakis, Apostolos Dollas, Pantelis N. Karamolegkos, Marios Logaras, Ioannis Chatzigiannakis, Leonidas Vasilikiotis, Maria Emmanouilidou, Stavros Aggelidakis, Petros Hatzidakis: ROTA: An Archipelago-Wide Area Network for High Speed Communication to Ships. Panhellenic Conference on Informatics 2012: 271-275- 2011
[j17]Kyprianos Papadimitriou, Apostolos Dollas, Scott Hauck: Performance of partial reconfiguration in FPGA systems: A survey and a cost model. TRETS 4(4): 36 (2011)
[c40]Matina Lakka, A. Desarti, Grigorios Chrysos, Euripides Sotiriades, Ioannis Papaefstathiou, Apostolos Dollas: Reconfigurable Computing IP Cores for Multiple Sequence Alignment. BIOINFORMATICS 2011: 216-221
[c39]Matina Lakka, Grigorios Chrysos, Ioannis Papaefstathiou, Apostolos Dollas: Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU. FCCM 2011: 57-64
[c38]Matina Lakka, Eftichios Koutroulis, Apostolos Dollas: Design of a High Switching Frequency FPGA-Based SPWM Generator for DC/AC Inverters. FPL 2011: 15-19
[c37]Pavlos Malakonakis, Apostolos Dollas: Exploitation of Parallel Search Space Evaluation with FPGAs in Combinatorial Problems: The Eternity II Case. FPL 2011: 264-268
[c36]Grigorios Chrysos, Panagiotis Dagritzikos, Ioannis Papaefstathiou, Apostolos Dollas: Novel and Highly Efficient Reconfigurable Implementation of Data Mining Classification Tree. FPL 2011: 411-416- 2010
[j16]Kyprianos Papadimitriou, Antonis Anyfantis, Apostolos Dollas: An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems. IEEE T. Instrumentation and Measurement 59(6): 1642-1651 (2010)
[c35]Anargyros Ilias, Kyprianos Papadimitriou, Apostolos Dollas: Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs. FCCM 2010: 73-76
[c34]Miltiadis Smerdis, Panagiotis Dagritzikos, Grigorios Chrysos, Euripides Sotiriades, Apostolos Dollas: Reconfigurable Systems for the Zuker and Predator Algorithms for Secondary Structure Prediction of Genetic Data. FPL 2010: 448-451
[c33]Pavlos Malakonakis, Euripides Sotiriades, Apostolos Dollas: GE3: A single FPGA client-server architecture for Golomb Ruler derivation. FPT 2010: 470-473
[c32]Miltiadis Smerdis, Pavlos Malakonakis, Apostolos Dollas: CarlOthello : An FPGA-Based Monte Carlo Othello player. FPT 2010: 515-518
[c31]
2000 – 2009
- 2009
[c30]Charalampos Effraimidis, Kyprianos Papadimitriou, Apostolos Dollas, Ioannis Papaefstathiou: A self-reconfiguring architecture supporting multiple objective functions in genetic algorithms. FPL 2009: 453-456
[c29]Nikolaos Alachiotis, Alexandros Stamatakis, Euripides Sotiriades, Apostolos Dollas: A reconfigurable architecture for the Phylogenetic Likelihood Function. FPL 2009: 674-678
[c28]Grigorios Chrysos, Euripides Sotiriades, Ioannis Papaefstathiou, Apostolos Dollas: A FPGA based coprocessor for gene finding using Interpolated Markov Model (IMM). FPL 2009: 683-686
[c27]Nikolaos Alachiotis, Euripides Sotiriades, Apostolos Dollas, Alexandros Stamatakis: Exploring FPGAs for accelerating the phylogenetic likelihood function. IPDPS 2009: 1-8- 2008
[c26]Spyridon Ninos, Apostolos Dollas: Modeling recursion data structures for FPGA-based implementation. FPL 2008: 11-16
[c25]Michail Zampetakis, Vasilis Samoladas, Apostolos Dollas: A reconfigurable accelerator for quantum computations. FPL 2008: 623-626- 2007
[j15]Grigorios Chrysos, Apostolos Dollas, Nikolaos G. Bourbakis: Architecture and design of an embeddable system for SCAN-based compression, encryption and information hiding. J. Real-Time Image Processing 2(4): 207-222 (2007)
[j14]Euripides Sotiriades, Apostolos Dollas: A General Reconfigurable Architecture for the BLAST Algorithm. VLSI Signal Processing 48(3): 189-208 (2007)
[c24]Euripides Sotiriades, Apostolos Dollas: Design Space Exploration for the BLAST Algorithm Implementation. FCCM 2007: 323-326
[c23]Grigorios Chrysos, Apostolos Dollas, Nikolaos G. Bourbakis, J. Sukarno Mertoguno: An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology. FCCM 2007: 327-330
[c22]Kyprianos Papadimitriou, Antonis Anyfantis, Apostolos Dollas: Methodology and Experimental Setup for the Determination of System-level Dynamic Reconfiguration Overhead. FCCM 2007: 335-336- 2006
[j13]Eftichios Koutroulis, Apostolos Dollas, Kostas Kalaitzakis: High-frequency pulse width modulation implementation using FPGA and CPLD ICs. Journal of Systems Architecture 52(6): 332-344 (2006)
[j12]Kyprianos Papadimitriou, Apostolos Dollas, Stamatios N. Sotiropoulos: Low-Cost Real-Time 2-D Motion Detection Based on Reconfigurable Computing. IEEE T. Instrumentation and Measurement 55(6): 2234-2243 (2006)
[c21]Kyprianos Papademetriou, Apostolos Dollas: A Task Graph Approach for Efficient Exploitation of Reconfiguration in Dynamically Reconfigurable Systems. FCCM 2006: 307-308
[c20]Dionissios Efstathiou, Konstantinos Kazakos, Apostolos Dollas: Parrotfish: Task Distribution in a Low Cost Autonomous ad hoc Sensor Network through Dynamic Runtime Reconfiguration. FCCM 2006: 319-320
[c19]Kyprianos Papademetriou, Apostolos Dollas: Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors. FPL 2006: 1-4
[c18]Euripides Sotiriades, Christos Kozanitis, Apostolos Dollas: FPGA based architecture for DNA sequence comparison and database search. IPDPS 2006
[c17]Euripides Sotiriades, Christos Kozanitis, Apostolos Dollas: Some initial results on hardware BLAST acceleration with a reconfigurable architecture. IPDPS 2006
[c16]Euripides Sotiriades, Christos Kozanitis, Grigorios Chrysos, Apostolos Dollas: Rapid Phototyping of a System-on-a-Chip for the BLAST Algorithm Implementation. IEEE International Workshop on Rapid System Prototyping 2006: 223-229- 2005
[j11]Apostolos Dollas, Stamatios N. Sotiropoulos, Kyprianos Papademetriou: A 2-D motion detection model for low-cost embedded reconfigurable I/O devices. IEEE Trans. Biomed. Engineering 52(8): 1443-1449 (2005)
[c15]H. Sofikitis, K. Roumpou, Apostolos Dollas, Nikolaos G. Bourbakis: An Architecture for Video Compression Based on the SCAN Algorithm. FCCM 2005: 295-296
[c14]Apostolos Dollas, Ioannis Ermis, Iosif Koidis, Ioannis Zisis, Christopher Kachris: An Open TCP/IP Core for Reconfigurable Logic. FCCM 2005: 297-298
[c13]Apostolos Dollas, Dionissios Efstathiou, Georgios Vernardos, Elias Polytarchos, Konstantinos Kazakos: On Distributed Reconfigurable Systems: Open Problems and Some Initial Solutions. FCCM 2005: 335-336- 2004
[c12]Apostolos Dollas, Kyprianos Papademetriou, Euripides Sotiriades, Dimitrios Theodoropoulos, Iosif Koidis, George Vernardos: A Case Study on Rapid Prototyping of Hardware Systems: The Effect of CAD Tool Capabilities, Design Flows, and Design Styles. IEEE International Workshop on Rapid System Prototyping 2004: 180-186- 2003
[j10]Nikolaos G. Bourbakis, Apostolos Dollas: SCAN-Based Compression-Encryption-Hiding for Video on Demand. IEEE MultiMedia 10(3): 79-87 (2003)
[j9]Christopher Kachris, Nikolaos G. Bourbakis, Apostolos Dollas: A Reconfigurable Logic-Based Processor for the SCAN Image and Video Encryption Algorithm. International Journal of Parallel Programming 31(6): 489-506 (2003)
[c11]Apostolos Dollas, Christopher Kachris, Nikolaos G. Bourbakis: Performance Analysis of Fixed, Reconfigurable, and Custom Architectures for the SCAN Image and Video Encryption Algorithm. FCCM 2003: 19-
[c10]Kyprianos Papademetriou, Apostolos Dollas, Stamatios N. Sotiropoulos: A Second Generation Embedded Reconfigurable Input Device for Kinetically Challenged Persons. FCCM 2003: 294-295
[c9]Apostolos Dollas, Dionissios Efstathiou, Thomas Kyriakides: A Universal Low Cost Run-Time and Programming Environment for Reconfigurable Computing. IEEE International Workshop on Rapid System Prototyping 2003: 2-8- 2001
[c8]Apostolos Dollas, Dionisios N. Pnevmatikatos, Nikolaos Aslanides, Stamatios Kavvadias, Euripides Sotiriades, Sotirios Zogopoulos, Kyprianos Papademetriou, Grigorios Chrysos, Konstantinos Harteros, Emanouil Antonidakis, Nikolaos Petrakis: Architecture and Application of PLATO, A Reconfigurable Active Network Platform. FCCM 2001: 101-110
[c7]Apostolos Dollas, Kyprianos Papademetriou, Nikolaos Aslanides, Tom Kean: A Reconfigurable Embedded Input Device for Kinetically Challenged Persons. FPL 2001: 326-335
[c6]Apostolos Dollas, Nikolaos Aslanides, Stamatios Kavvadias, Euripides Sotiriades, Kyprianos Papademetriou, Dionisios N. Pnevmatikatos: Rapid Prototyping of a Reusable 4x4 Active ATM Switch Core with the PCI Pamette. IEEE International Workshop on Rapid System Prototyping 2001: 17-23- 2000
[j8]Panagiotis Stogiannos, Apostolos Dollas, Vassilios Digalakis: A Configurable Logic Based Architecture for Real-Time Continuous Speech Recognition Using Hidden Markov Models. VLSI Signal Processing 24(2-3): 223-240 (2000)
[c5]Euripides Sotiriades, Apostolos Dollas, Peter Athanas: Hardware-Software Codesign and Parallel Implementation of a Golomb Ruler Derivation Engine. FCCM 2000: 227-235
1990 – 1999
- 1998
[j7]Apostolos Dollas, William T. Rankin, David McCracken: A New Algorithm for Golomb Ruler Derivation and Proof of the 19 Mark Ruler. IEEE Transactions on Information Theory 44(1): 379-382 (1998)
[c4]Apostolos Dollas, Euripides Sotiriades, Apostolos Emmanouelides: Architecture and Design of GE1, a FCCM for Golomb Ruler Derivation. FCCM 1998: 48-
[c3]Apostolos Dollas, Euripides Sotiriades, Apostolos Emmanouelides, Lee House: General Purpose vs. Custom FCCM's: a Comparison of Splash2, Quickturn RPM, and GE1 for Golomb Ruler Derivation. FCCM 1998: 269-270- 1997
[j6]Manolis Katevenis, Evangelos P. Markatos, George Kalokerinos, Apostolos Dollas: Telegraphos: A Substrate for High-Performance Computing on Workstation Clusters. J. Parallel Distrib. Comput. 43(2): 94-108 (1997)- 1995
[j5]Apostolos Dollas, J. D. Sterling Babcock: Rapid Prototyping of Microelectronic Systems. Advances in Computers 40: 65-125 (1995)
[j4]Apostolos Dollas, Nick Kanopoulos: Reducing the Time to Market Through Rapid Prototyping - Guest Editors' Introduction. IEEE Computer 28(2): 14-15 (1995)- 1994
[c2]Apostolos Dollas, Brent Ward, J. D. Sterling Babcock: FPGA Based Low Cost Generic Reusable Module for the Rapid Prototyping of Subsystems. FPL 1994: 259-270- 1993
[j3]Marcus Thint, Paul P. Wang, Apostolos Dollas: Nonparametric graded data processing with back-error propagation networks. Inf. Sci. 67(1-2): 167-188 (1993)- 1991
[j2]Robert F. Krick, Apostolos Dollas: The Evolution of Instruction Sequencing. IEEE Computer 24(4): 5-15 (1991)- 1990
[c1]Grant L. Castrodale, Apostolos Dollas, William T. Krakow: An interactive environment for the transparent logic simulation and testing of integrated circuits. ITC 1990: 394-403
1980 – 1989
- 1987
[j1]W. J. Poppelbaum, Apostolos Dollas, J. B. Glickman, C. O'Toole: Unary Processing. Advances in Computers 26: 47-92 (1987)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-03-01 21:00 CET by the dblp team



