Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Haakon Dybdahl
2000 – 2009
- 2007
[j2]Haakon Dybdahl, Per Stenström, Lasse Natvig: An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches. SIGARCH Computer Architecture News 35(4): 45-52 (2007)
[c4]Haakon Dybdahl, Per Stenström: An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors. HPCA 2007: 2-12- 2006
[j1]Haakon Dybdahl, Per Gunnar Kjeldsberg, Marius Grannæs, Lasse Natvig: Destructive-read in embedded DRAM, impact on power consumption. J. Embedded Computing 2(2): 249-260 (2006)
[c3]Haakon Dybdahl, Per Stenström: Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination. Asia-Pacific Computer Systems Architecture Conference 2006: 52-66
[c2]Haakon Dybdahl, Marius Grannæs, Lasse Natvig: Cache Write-Back Schemes for Embedded Destructive-Read DRAM. ARCS 2006: 145-159
[c1]Haakon Dybdahl, Per Stenström, Lasse Natvig: A Cache-Partitioning Aware Replacement Policy for Chip Multiprocessors. HiPC 2006: 22-34
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:31 CET by the dblp team



