Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Daniel Etiemble
2010 – today
- 2013
[j10]Khaled Hamidouche, Fernando Machado Mendonca, Joel Falcou, Alba Cristina Magalhaes Alves de Melo, Daniel Etiemble: Parallel Smith-Waterman Comparison on Multicore and Manycore Computing Platforms with BSP++. International Journal of Parallel Programming 41(1): 111-136 (2013)- 2012
[c34]H. Ye, Lionel Lacassagne, Daniel Etiemble, L. Cabaret, Joel Falcou, Andrés Romero, O. Florent: Impact of high level transforms on high level synthesis for motion detection algorithm. DASIP 2012: 1-8- 2011
[c33]Charly Bechara, Nicolas Ventroux, Daniel Etiemble: Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems. DSD 2011: 181-187
[c32]Charly Bechara, Aurelien Berhault, Nicolas Ventroux, Stéphane Chevobbe, Yves Lhuillier, Raphaël David, Daniel Etiemble: A small footprint interleaved multithreaded processor for embedded systems. ICECS 2011: 685-690
[c31]Florence Laguzet, Michèle Gouiffès, Lionel Lacassagne, Daniel Etiemble: Automatic color space switching for robust tracking. ICSIPA 2011: 295-300
[c30]Khaled Hamidouche, Fernando Machado Mendonca, Joël Falcou, Daniel Etiemble: Parallel Biological Sequence Comparison on Heterogeneous High Performance Computing Platforms with BSP++. SBAC-PAD 2011: 136-143
[c29]Khaled Hamidouche, Joel Falcou, Daniel Etiemble: A framework for an automatic hybrid MPI+OpenMP code generation. SpringSim (HPC) 2011: 48-55
[c28]Weisheng Zhao, Y. Zhang, Yahya Lakys, Jacques-Olivier Klein, Daniel Etiemble, D. Revelosona, Claude Chappert, Lionel Torres, Luis Vitório Cargnini, R. M. Brum, Yoann Guillemenet, Gilles Sassatelli: Embedded MRAM for high-speed computing. VLSI-SoC 2011: 37-42- 2010
[c27]Charly Bechara, Nicolas Ventroux, Daniel Etiemble: Towards a parameterizable cycle-accurate ISS in ArchC. AICCSA 2010: 1-7
2000 – 2009
- 2009
[c26]Tarik Saidani, Joel Falcou, Claude Tadonki, Lionel Lacassagne, Daniel Etiemble: Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor. PACT 2009: 67-76- 2005
[j9]Daniel Etiemble, Lionel Lacassagne: Des flottants 16 bits sur microprocesseurs d'usage général pour images et multimédia. Technique et Science Informatiques 24(6): 645-665 (2005)
[c25]Lionel Lacassagne, Daniel Etiemble, S. A. Ould Kablia: 16-bit Floating Point Instructions for Embedded Multimedia Applications. CAMP 2005: 198-203
[c24]Daniel Etiemble, Samir Bouaziz, Lionel Lacassagne: Customizing 16-bit FP Instructions on a NIOS II Processor for FPGA Image and Media Processing. ESTImedia 2005: 61-66- 2004
[c23]Daniel Etiemble, Lionel Lacassagne: 16-Bit FP Sub-Word Parallelism to Facilitate Compiler Vectorization and Improve Performance of Image and Media Processing. ICPP 2004: 540-547- 2002
[j8]Daniel Etiemble: Computer arithmetic and hardware: "off the shelf" microprocessors versus "custom hardware". Theor. Comput. Sci. 279(1-2): 3-27 (2002)
[j7]Franck Cappello, Daniel Etiemble: MPI ou MPI+OpenMP sur grappes de multiprocesseurs? Technique et Science Informatiques 21(2): 253-272 (2002)
[c22]Daniel Etiemble: Numerical Applications and Sub-Word Parallelism: The NAS Benchmarks on a Pentium 4. HPCS 2002: 205-212
[c21]Daniel Etiemble: Optimizing DSP and media benchmarks for Pentium 4: hardware and software issues. ICME (2) 2002: 109-112- 2001
[j6]Franck Cappello, Olivier Richard, Daniel Etiemble: Understanding performance of SMP clusters running MPI programs. Future Generation Comp. Syst. 17(6): 711-720 (2001)- 2000
[c20]Franck Cappello, Olivier Richard, Daniel Etiemble: Investigating the Performance of Two Programming Models for Clusters of SMP PCs. HPCA 2000: 349-359
[c19]Franck Cappello, Daniel Etiemble: MPI versus MPI+OpenMP on IBM SP for the NAS Benchmarks. SC 2000: 12
1990 – 1999
- 1999
[c18]Franck Cappello, Olivier Richard, Daniel Etiemble: Performance of the NAS Benchmarks on a Cluster of SMP PCs Using a Parallelization of the MPI Programs with OpenMP. PaCT 1999: 339-350
[c17]Franck Cappello, Olivier Richard, Daniel Etiemble: Performance Evaluation of Two Programming Models for a Cluster of PC Biprocessors. PDPTA 1999: 1912-1918- 1997
[c16]P. Bosch, A. Carloganu, Daniel Etiemble: Complete x86 instruction trace generation from hardware bus collect. EUROMICRO 1997: 402-408
[c15]A. Pavlov, Jean-Luc Béchennec, Daniel Etiemble: Performance evaluation of the memory hierarchy of a desktop PC using commodity chips with specific traces. EUROMICRO 1997: 409-
[c14]Cécile Germain, Jacques Laminie, M. Pallud, Daniel Etiemble: An HPF Case Study of a Domain-Decomposition Based Irregular Application. PaCT 1997: 201-209
[c13]Franck Cappello, Daniel Etiemble: Communications in Parallel Architectures and Networks of Workstations: From Standardisation to New Standards. PaCT 1997: 298-310- 1995
[c12]Keivan Navi, Daniel Etiemble: From Multi-Valued Current Mode CMOS Circuits to Efficient Voltage Mode CMOS Arithmetic Operators. ISMVL 1995: 58-63
[c11]Daniel Etiemble, Cécile Germain: Standard Microprocessors Versus Custom Processing Elements for Massively Parallel Architectures. PaCT 1995: 320-325- 1994
[c10]A. Kazeminejad, Keivan Navi, Daniel Etiemble: CML Current Mode Full Adders for 2.5-V Power Supply. ISMVL 1994: 10-14
[c9]Keivan Navi, A. Kazeminejad, Daniel Etiemble: Performance of CMOS Current Mode Full Adders. ISMVL 1994: 27-34- 1993
[j5]Cécile Germain, Jean-Luc Béchennec, Daniel Etiemble, Jean-Paul Sansonnet: A Communication Architecture for a Massively Parallel Message-Passing Multicomputer. J. Parallel Distrib. Comput. 19(4): 338-348 (1993)
[j4]Vincent Néri, Jean-Luc Béchennec, Franck Cappello, Daniel Etiemble: Hardware features of the static communication network of a parallel architecture. Microprocessing and Microprogramming 38(1-5): 19-24 (1993)
[c8]Daniel Etiemble, Keivan Navi: Algorithms and multi-valued circuits for the multioperand addition in the binary stored-carry number system. IEEE Symposium on Computer Arithmetic 1993: 194-201
[c7]Franck Cappello, Jean-Luc Béchennec, Franck Delaplace, Cécile Germain, Jean-Louis Giavitto, Vincent Néri, Daniel Etiemble: Balanced Distributed Memory Parallel Computers. ICPP 1993: 72-76
[c6]Daniel Etiemble, Keivan Navi: A Basis for the Comparison of Binary and m-Valued Current Mode Circuits: the Multioperand Addition with Redundant Number Systems. ISMVL 1993: 216-221
[c5]Franck Cappello, Jean-Luc Béchennec, Franck Delaplace, Damien Gautier de Lahaut, Cécile Germain, Jean-Louis Giavitto, Vincent Néri, Daniel Etiemble: A Parralel Architecture Based on Compiled Communication Schemes. PARCO 1993: 371-378- 1992
[c4]Daniel Etiemble: On the Performance of Multivalued Integrated Circuits: Past, Present and Future. ISMVL 1992: 156-164
[e1]Daniel Etiemble, Jean-Claude Syre (Eds.): PARLE '92: Parallel Architectures and Languages Europe, 4th International PARLE Conference, Paris, France, June 15-18, 1992, Proceedings. Lecture Notes in Computer Science 605, Springer 1992, ISBN 3-540-55599-4- 1990
[c3]Daniel Etiemble, C. Chanussot, Vincent Néri: 4-Valued BiCMOS Circuits for the Transmission System of a Massively Parallel Architecture. ISMVL 1990: 348-354
1980 – 1989
- 1988
[j3]Daniel Etiemble, Michel Israël: Comparison of Binary and Multivalued ICs According to VLSI Criteria. IEEE Computer 21(4): 28-42 (1988)- 1987
[c2]Pascal Faudemay, Daniel Etiemble, Jean-Luc Béchennec, He Hé: The Database Processor 'RAPID'. IWDM 1987: 171-187- 1984
[c1]Daniel Etiemble, V. Adeline, Nguyen H. Duyet, J. C. Ballegeer: Micro-computer oriented algorithms for delay evaluation of MOS gates. DAC 1984: 358-364- 1980
[j2]Daniel Etiemble: Multivalued I2L Circuits for TSC Checkers. IEEE Trans. Computers 29(6): 537-540 (1980)
1970 – 1979
- 1977
[j1]Daniel Etiemble, Michel Israël: Implementation of Ternary Circuits with Binary Integrated Circuits. IEEE Trans. Computers 26(12): 1222-1233 (1977)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-05-08 22:56 CEST by the dblp team



