Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Kevin Fan
2010 – today
- 2013
[c15]Kevin Fan, Hideyuki Izumi, Yuta Sugiura, Kouta Minamizawa, Sohei Wakisaka, Masahiko Inami, Naotaka Fujii, Susumu Tachi: Reality jockey: lifting the barrier between alternate realities through audio and haptic feedback. CHI 2013: 2557-2566
2000 – 2009
- 2009
- [c14]Kevin Fan, Manjunath Kudlur, Ganesh S. Dasika, Scott A. Mahlke: Bridging the computation gap between programmable processors and hardwired accelerators. HPCA 2009: 313-322
- [c13]Ganesh S. Dasika, Kevin Fan, Scott A. Mahlke: Power-efficient medical image processing using PUMA. SASP 2009: 29-34
- 2008
- [c12]Hyunchul Park, Kevin Fan, Scott A. Mahlke, Taewook Oh, Heeseok Kim, Hong-seok Kim: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. PACT 2008: 166-176
- [c11]Kevin Fan, Hyunchul Park, Manjunath Kudlur, Scott A. Mahlke: Modulo scheduling for highly customized datapaths to increase hardware reusability. CGO 2008: 124-133
- [c10]Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott A. Mahlke, David M. Bull: DVFS in loop accelerators using BLADES. DAC 2008: 894-897
- 2006
- [c9]Hyunchul Park, Kevin Fan, Manjunath Kudlur, Scott A. Mahlke: Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. CASES 2006: 136-146
- [c8]Manjunath Kudlur, Kevin Fan, Scott A. Mahlke: Streamroller: : automatic synthesis of prescribed throughput accelerator pipelines. CODES+ISSS 2006: 270-275
- [c7]Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke: Increasing hardware efficiency with multifunction loop accelerators. CODES+ISSS 2006: 276-281
- 2005
- [c6]Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael S. Schlansker: A Distributed Control Path Architecture for VLIW Processors. IEEE PACT 2005: 197-206
- [c5]Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke: Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System. MICRO 2005: 219-232
- 2004
- [j1]Michael L. Chu, Kevin Fan, Rajiv A. Ravindran, Scott A. Mahlke: Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors. IEEE Micro 24(3): 10-20 (2004)
- [c4]Manjunath Kudlur, Kevin Fan, Michael L. Chu, Scott A. Mahlke: Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators. ASAP 2004: 304-314
- [c3]Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv A. Ravindran, Nathan Clark, Scott A. Mahlke: FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths. CGO 2004: 201-212
- 2003
- [c2]Kevin Fan, Nathan Clark, Michael L. Chu, K. V. Manjunath, Rajiv A. Ravindran, Mikhail Smelyanskiy, Scott A. Mahlke: Systematic Register Bypass Customization for Application-Specific Processors. ASAP 2003: 64-74
- [c1]Michael L. Chu, Kevin Fan, Scott A. Mahlke: Region-based hierarchical operation partitioning for multicluster processors. PLDI 2003: 300-311
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-05-04 21:47 CEST by the dblp team