| 2012 | ||
|---|---|---|
| c15 | Tao Yao, Deyuan Gao, Xiaoya Fan, Xianglong Ren: Three-Operand Floating-Point Adder. CIT 2012: 192-196 | |
| c14 | Xianglong Ren, Deyuan Gao, Xiaoya Fan, Jianfeng An, Tao Yao: Modeling and Performance Analysis of Network on Chip Based on Improved Asymmetric Multi-channel Router. CIT 2012: 700-705 | |
| c13 | Shiyu Ma, Xiaoya Fan, Meng Zhang, Lichao Sun: An adaptive vector parallel supported transcendental function unit for stream processor. FSKD 2012: 1140-1144 | |
| c12 | Mingxin Wang, Shaoxi Wang, Shengbing Zhang, Xiaoya Fan: Multivariate Process Capability Index with Spatial Coefficient Modification. ICDMA 2012: 550-552 | |
| c11 | Shaoxi Wang, Xiaoya Fan, Shengbing Zhang, Ming-e Jing: Analog layout retargeting with geometric programming and constrains symbolization method. ISCAS 2012: 353-356 | |
| 2011 | ||
| c10 | Limin Han, Deyuan Gao, Xiaoya Fan, Liwen Shi, Jianfeng An: Global Prefetcher Aggressiveness Control for Chip-Multiprocessor. CIS 2011: 273-277 | |
| 2009 | ||
| c9 | Liwen Shi, Xiaoya Fan, Jie Chen, Xiaoping Huang, Hangpei Tian: Tolerating Memory Latency Using a Hardware-Based Active-Pushing Technique. ICESS 2009: 407-411 | |
| 2008 | ||
| c8 | Hangpei Tian, Deyuan Gao, Wei Wu, Xiaoya Fan, Zhu Yian: Improving Performance of Partial Reconfiguration Using Strategy of Virtual Deletion. FCCM 2008: 263-264 | |
| 2007 | ||
| c7 | Yongfeng Pan, Xiaoya Fan, Liqiang He, Deli Wang: A Bypass Mechanism to Enhance Branch Predictor for SMT Processors. Asia-Pacific Computer Systems Architecture Conference 2007: 364-375 | |
| c6 | ||
| c5 | Wei Wu, Tingcun Wei, Xiaoya Fan, Fulong Chen: DAC Circuit with Multi-threshold Voltage for TFT-LCD Driver IC. CAD/Graphics 2007: 304-308 | |
| 2006 | ||
| c4 | Jianfeng An, Xiaoya Fan, Shengbing Zhang, Danghui Wang, Yi Wang: VMSIM: Virtual Machine Based a Full System Simulation Platform for Microprocessors' Functional Verification. ITNG 2006: 245-249 | |
| 2005 | ||
| c3 | Yuanli Jing, Xiaoya Fan, Deyuan Gao, Jian Hu: Network on Chip for Parallel DSP Architectures. ICESS 2005: 265-274 | |
| c2 | Danghui Wang, Xiaoya Fan, Deyuan Gao, Shengbing Zhang, Jianfeng An: Microprocessor Based Self Schedule and Parallel BIST for System-On-a-Chip. ICESS 2005: 299-309 | |
| 2004 | ||
| c1 | Jianfeng An, Xiaoya Fan, Shengbing Zhang, Danghui Wang: An Efficient Verification Method for Microprocessors Based on the Virtual Machine. ICESS 2004: 514-521 | |
Colors in the list of coauthors
Last update Fri May 24 09:41:15 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page