| 2012 | ||
|---|---|---|
| j5 | Brian Fitzgibbon, Michael Peter Kennedy, Franco Maloberti: Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking - Part II: Non-Constant Input. IEEE Trans. on Circuits and Systems 59-I(9): 1980-1991 (2012) | |
| 2011 | ||
| j4 | Brian Fitzgibbon, Michael Peter Kennedy: Calculation of Cycle Lengths in Higher Order Error Feedback Modulators With Constant Inputs. IEEE Trans. on Circuits and Systems 58-II(1): 6-10 (2011) | |
| j3 | Brian Fitzgibbon, Sudhakar Pamarti, Michael Peter Kennedy: A Spur-Free MASH DDSM With High-Order Filtered Dither. IEEE Trans. on Circuits and Systems 58-II(9): 585-589 (2011) | |
| j2 | Brian Fitzgibbon, Michael Peter Kennedy, Franco Maloberti: Hardware Reduction in Digital Delta-Sigma Modulators Via Bus-Splitting and Error Masking - Part I: Constant Input. IEEE Trans. on Circuits and Systems 58-I(9): 2137-2148 (2011) | |
| j1 | Kaveh Hosseini, Brian Fitzgibbon, Michael Peter Kennedy: Observations Concerning the Generation of Spurious Tones in Digital Delta-Sigma Modulators Followed by a Memoryless Nonlinearity. IEEE Trans. on Circuits and Systems 58-II(11): 714-718 (2011) | |
| c3 | Brian Fitzgibbon, Michael Peter Kennedy, Franco Maloberti: A novel implementation of dithered digital delta-sigma modulators via bus-splitting. ISCAS 2011: 1363-1366 | |
| 2010 | ||
| c2 | Brian Fitzgibbon, Michael Peter Kennedy: Calculation of cycle lengths in higher-order MASH DDSMs with constant inputs. ICECS 2010: 479-482 | |
| c1 | Brian Fitzgibbon, Michael Peter Kennedy: Calculation of the cycle length in a HK-MASH DDSM with multilevel quantizers. ISCAS 2010: 245-248 | |
| 1 | Kaveh Hosseini | |
| 2 | Michael Peter Kennedy | |
| 3 | Franco Maloberti | |
| 4 | Sudhakar Pamarti |
Data released under the ODC-BY 1.0 license — See also our legal information page