| 2005 | ||
|---|---|---|
| j2 | G. Ghidini, M. Langenbuch, R. Bottini, D. Brazzelli, A. Ghetti, N. Galbiati, G. Giusto, A. Garavaglia: Impact of interface and bulk trapped charges on transistor reliability. Microelectronics Reliability 45(5-6): 857-860 (2005) | |
| 2003 | ||
| j1 | G. Ghidini, A. Garavaglia, G. Giusto, A. Ghetti, R. Bottini, D. Peschiaroli, M. Scaravaggi, F. Cazzaniga, D. Ielmini: Impact of gate stack process on conduction and reliability of 0.18 mum PMOSFET. Microelectronics Reliability 43(8): 1221-1227 (2003) | |
| 1 | R. Bottini | |
| 2 | D. Brazzelli | |
| 3 | F. Cazzaniga | |
| 4 | N. Galbiati | |
| 5 | A. Ghetti | |
| 6 | G. Ghidini | |
| 7 | G. Giusto | |
| 8 | D. Ielmini | |
| 9 | M. Langenbuch | |
| 10 | D. Peschiaroli | |
| 11 | M. Scaravaggi |
Data released under the ODC-BY 1.0 license — See also our legal information page