- CSB - MetaPress - Google - Bing - Yahoo
 | 2013 | |
|---|---|---|
| c18 |      | Bharathwaj Raghunathan, Yatish Turakhia, Siddharth Garg, Diana Marculescu: Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors. DATE 2013: 39-44 |
| c17 | | Sundaram Ananthanarayanan, Siddharth Garg, Hiren D. Patel: Low cost permanent fault detection using ultra-reduced instruction set co-processors. DATE 2013: 933-938 |
| 2012 | ||
| j7 | | Siddharth Garg, Diana Marculescu, Radu Marculescu: Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip. JETC 8(4): 28 (2012) |
| j6 | | Siddharth Garg, Diana Marculescu: On the Impact of Manufacturing Process Variations on the Lifetime of Sensor Networks. ACM Trans. Embedded Comput. Syst. 11(2): 33 (2012) |
| j5 | | Sebastian Herbert, Siddharth Garg, Diana Marculescu: Exploiting Process Variability in Voltage/Frequency Control. IEEE Trans. VLSI Syst. 20(8): 1392-1404 (2012) |
| j4 | | Siddharth Garg, Diana Marculescu: System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands. IEEE Trans. VLSI Syst. 20(12): 2289-2301 (2012) |
| c16 | | Aravindkumar Rajendiran, Sundaram Ananthanarayanan, Hiren D. Patel, Mahesh V. Tripunitara, Siddharth Garg: Reliable computing with ultra-reduced instruction set co-processors. DAC 2012: 697-702 |
| c15 | | Sundaram Ananthanarayanan, Chirag Ravishankar, Siddharth Garg, Andrew A. Kennings: EmPower: FPGA based emulation of dynamic power management algorithms for multi-core systems on chip (abstract only). FPGA 2012: 266 |
| c14 | | Chirag Ravishankar, Sundaram Ananthanarayanan, Siddharth Garg, Andrew A. Kennings: EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip. FPL 2012: 41-48 |
| c13 | | Chirag Ravishankar, Sundaram Ananthanarayanan, Siddharth Garg, Andrew A. Kennings: Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms. ISQED 2012: 617-624 |
| 2011 | ||
| j3 | | Siddharth Garg, Shreyas Sundaram, Hiren D. Patel: Robust heterogeneous data center design: a principled approach. SIGMETRICS Performance Evaluation Review 39(3): 28-30 (2011) |
| c12 | | Da-Cheng Juan, Siddharth Garg, Diana Marculescu: Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations. DATE 2011: 383-388 |
| c11 | | Siddharth Garg, Diana Marculescu: Special session 4A: New topics parametric yield and reliability of 3D integrated circuits: New challenges and solutions. VTS 2011: 99 |
| 2010 | ||
| c10 | | Siddharth Garg, Diana Marculescu, Sebastian Herbert: Process variation aware performance modeling and dynamic power management for multi-core systems. ICCAD 2010: 89-92 |
| c9 | | Siddharth Garg, Diana Marculescu, Radu Marculescu: Custom feedback control: enabling truly scalable on-chip power management for MPSoCs. ISLPED 2010: 425-430 |
| 2009 | ||
| c8 | | Siddharth Garg, Diana Marculescu, Radu Marculescu, Ümit Y. Ogras: Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective. DAC 2009: 818-821 |
| c7 | | Siddharth Garg, Diana Marculescu: System-level process variability analysis and mitigation for 3D MPSoCs. DATE 2009: 604-609 |
| c6 | | Siddharth Garg, Diana Marculescu: 3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs. ISQED 2009: 147-155 |
| 2008 | ||
| j2 | | Diana Marculescu, Siddharth Garg: Process-Driven Variability Analysis of Single and Multiple Voltage-Frequency Island Latency-Constrained Systems. IEEE Trans. on CAD of Integrated Circuits and Systems 27(5): 893-905 (2008) |
| j1 | | Siddharth Garg, Diana Marculescu: System-level throughput analysis for process variation aware multiple voltage-frequency island designs. ACM Trans. Design Autom. Electr. Syst. 13(4) (2008) |
| c5 | | Siddharth Garg, Diana Marculescu: System-level mitigation of WID leakage power variability using body-bias islands. CODES+ISSS 2008: 273-278 |
| 2007 | ||
| c4 | | Siddharth Garg, Diana Marculescu: On the impact of manufacturing process variations on the lifetime of sensor networks. CODES+ISSS 2007: 203-208 |
| c3 | | Siddharth Garg, Diana Marculescu: Interactive presentation: System-level process variation driven throughput analysis for single and multiple voltage-frequency island designs. DATE 2007: 403-408 |
| 2006 | ||
| c2 | | Diana Marculescu, Siddharth Garg: System-level process-driven variability analysis for single and multiple voltage-frequency island systems. ICCAD 2006: 541-546 |
| 2004 | ||
| c1 | | Siddharth Garg, Siddharth Tata, Ravishankar Arunachalam: Static Transition Probability Analysis Under Uncertainty. ICCD 2004: 380-386 |
Colors in the list of coauthors
Last update Sat May 25 02:22:37 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page