Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Ganesh Garga
2010 – today
- 2011
[c4]Saptarsi Das, Keshavan Varadarajan, Ganesh Garga, Rajdeep Mondal, Ranjani Narayan, S. K. Nandy: A Method for Flexible Reduction over Binary Fields using a Field Multiplier. SECRYPT 2011: 50-58- 2010
[c3]Ratna Krishnamoorthy, Keshavan Varadarajan, Ganesh Garga, Mythri Alle, S. K. Nandy, Ranjani Narayan, Masahiro Fujita: Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE. CASES 2010: 77-86
2000 – 2009
- 2009
[c2]Ganesh Garga, David Guevorkian, S. K. Nandy, H. S. Jamadagni: High-throughput flexible constraint length Viterbi decoders on de Bruijn, shuffle-exchange and butterfly connected architectures. ICSAMOS 2009: 157-164- 2008
[c1]Ritesh Rajore, Ganesh Garga, H. S. Jamadagni, S. K. Nandy: Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture. ASAP 2008: 49-54
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:05 CET by the dblp team



