Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Gert Goossens
2010 – today
- 2013
[i1]Pier Stanislao Paolucci, Iuliana Bacivarov, Gert Goossens, Rainer Leupers, Frédéric Rousseau, Christoph Schumacher, Lothar Thiele, Piero Vicini: EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment. CoRR abs/1305.1459 (2013)
2000 – 2009
- 2001
- [j10]Johan Van Praet, Dirk Lanneer, Werner Geurts, Gert Goossens: Processor modeling and code selection for retargetable compilation. ACM Trans. Design Autom. Electr. Syst. 6(3): 277-307 (2001)
1990 – 1999
- 1997
- [j9]Ahmed Amine Jerraya, Gert Goossens: Guest Editorial Introduction to the Special Issue on the Eighth IEEE International Symposium on System Synthesis. IEEE Trans. VLSI Syst. 5(1): 57-58 (1997)
- [c14]Filip Thoen, J. Van Der Steen, Gjalt G. de Jong, Gert Goossens, Hugo De Man: Multi-thread graph: a system model for real-time embedded software synthesis. ED&TC 1997: 476-481
- 1995
- [j8]Gert Goossens, Dirk Lanneer, Marc Pauwels, Francis Depuydt, Koen Schoofs, Augusli Kifli, Marco Cornero, Paolo Petroni, Francky Catthoor, Hugo De Man: Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures. VLSI Signal Processing 9(1-2): 49-65 (1995)
- [j7]Marc Pauwels, Gert Goossens, Francky Catthoor, Hugo De Man: Formalisation of multi-precision arithmetic for high-level synthesis of DSP architectures. VLSI Signal Processing 11(1-2): 97-112 (1995)
- [c13]Filip Thoen, Marco Cornero, Gert Goossens, Hugo De Man: Real-time multi-tasking in software synthesis for information processing systems. ISSS 1995: 48-53
- [c12]Filip Thoen, Marco Cornero, Gert Goossens, Hugo De Man: Software Synthesis for Real-Time Information Processing Systems. Workshop on Languages, Compilers, & Tools for Real-Time Systems 1995: 60-69
- [e1]Peter Marwedel, Gert Goossens (Eds.): Code Generation for Embedded Processors [Dagstuhl Workshop, August 31 - September 2, 1994]. Kluwer 1995
- 1994
- [j6]Francis Depuydt, Gert Goossens, Hugo De Man: Scheduling with register constraints for DSP architectures. Integration 18(1): 95-120 (1994)
- [j5]Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man: A generalized state assignment theory for transformations on signal transition graphs. VLSI Signal Processing 7(1-2): 101-115 (1994)
- [c11]Dirk Lanneer, Johan Van Praet, Augusli Kifli, Koen Schoofs, Werner Geurts, Filip Thoen, Gert Goossens: Chess: retargetable code generation for embedded DSP processors. Code Generation for Embedded Processors 1994: 85-102
- [c10]Marco Cornero, Filip Thoen, Gert Goossens, Francesco Curatelli: Software Synthesis for real-time information processing systems. Code Generation for Embedded Processors 1994: 260-279
- [c9]Francis Depuydt, Werner Geurts, Gert Goossens, Hugo De Man: Optimal Scheduling and Software Pipelining of Repetitive Signal Flow Graphs with Delay Line Optimization. EDAC-ETC-EUROASIC 1994: 490-494
- [c8]Koen Schoofs, Gert Goossens, Hugo De Man: Signal Type Optimisation in the Design of Time-Multiplexed DSP Architectures. EDAC-ETC-EUROASIC 1994: 502-506
- [c7]Gert Goossens, Ivo Bolsens, Bill Lin, Francky Catthoor: Design of heterogeneous ICs for mobile and personal communication systems. ICCAD 1994: 524-531
- 1992
- [j4]Stefaan Note, Francky Catthoor, Gert Goossens, Hugo De Man: Combined hardware selection and pipelining in high-performance data-path design. IEEE Trans. on CAD of Integrated Circuits and Systems 11(4): 413-423 (1992)
- [j3]Peter Vanbekbergen, Gert Goossens, Francky Catthoor, Hugo De Man: Optimized synthesis of asynchronous control circuits from graph-theoretic specifications. IEEE Trans. on CAD of Integrated Circuits and Systems 11(11): 1426-1438 (1992)
- [c6]Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man: A generalized state assignment theory for transformation on signal transition graphs. ICCAD 1992: 112-117
- [c5]Augusli Kifli, R. De Wulf, J. Zegers, Gert Goossens, Paul Six, Hugo De Man: Flag/Condition Handling and Branch Assignment for Large Microcoded Controllers. Synthesis for Control Dominated Circuits 1992: 61-71
- 1991
- [c4]Francis Depuydt, Gert Goossens, Hugo De Man: Clustering Techniques for Register Optimization During Scheduling Preprocessing. ICCAD 1991: 280-283
- 1990
- [j2]Gert Goossens, Jan M. Rabaey, Joos Vandewalle, Hugo De Man: An efficient microcode compiler for application specific DSP processors. IEEE Trans. on CAD of Integrated Circuits and Systems 9(9): 925-937 (1990)
- [j1]Jef L. van Meerbergen, Jos Huisken, Paul E. R. Lippens, O. McArdle, R. Segers, Gert Goossens, J. Vanhoof, Dirk Lanneer, Francky Catthoor, Hugo De Man: An integrated automatic design system for complex DSP algorithms. VLSI Signal Processing 1(4): 265-278 (1990)
- [c3]Dirk Lanneer, Francky Catthoor, Gert Goossens, Marc Pauwels, Jef L. van Meerbergen, Hugo De Man: Open-ended system for high-level synthesis of flexible signal processors. EURO-DAC 1990: 272-276
- [c2]Peter Vanbekbergen, Francky Catthoor, Gert Goossens, Hugo De Man: Optimized Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications. ICCAD 1990: 184-187
1980 – 1989
- 1989
- [c1]Gert Goossens, Joos Vandewalle, Hugo De Man: Loop Optimization in Register-Transfer Scheduling for DSP-Systems. DAC 1989: 826-831
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-03 20:09 CEST by the dblp team