Karthik Gopalakrishnan

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

	2012
c5		Mike Harwood, Steffen Nielsen, Andre Szczepanek, Richard Allred, Sean Batty, Mike Case, Simon Forey, Karthik Gopalakrishnan, Larry Kan, Bob Killips, Parmanand Mishra, Rohit Pande, Hamid Rategh, Alan Ren, Jeff Sanders, Albrecht Schoy, Richard Ward, Martin Wetterhorn, Norman Yeung: A 225mW 28Gb/s SerDes in 40nm CMOS with 13dB of analog equalization for 100GBASE-LR4 and optical transport lane 4.4 applications. ISSCC 2012: 326-327
	2009
c4		Xiangyong Ouyang, Karthik Gopalakrishnan, Tejus Gangadharappa, Dhabaleswar K. Panda: Fast checkpointing by Write Aggregation with Dynamic Buffer and Interleaving on multicore architecture. HiPC 2009: 99-108
c3		Xiangyong Ouyang, Karthik Gopalakrishnan, Dhabaleswar K. Panda: Accelerating Checkpoint Operation by Node-Level Write Aggregation on Multicore Systems. ICPP 2009: 34-41
c2		Hamid Partovi, Karthik Gopalakrishnan, Luca Ravezzi, Russell Homer, Otto Schumacher, Reinhold Unterricker, Werner Kederer: Single-ended transceiver design techniques for 5.33Gb/s graphics applications. ISSCC 2009: 136-137
	2008
c1		Matthew J. Koop, Wei Huang, Karthik Gopalakrishnan, Dhabaleswar K. Panda: Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate InfiniBand. Hot Interconnects 2008: 85-92

Coauthor Index

Last update Sat May 25 03:03:55 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page