Ji Gu Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2012
c5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Tohru Ishihara, Kyungsoo Lee: Loop instruction caching for energy-efficient embedded multitasking processors. ESTImedia 2012: 97-106
c4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Tohru Ishihara: A Case Study of Energy-efficient Loop Instruction Cache Design for Embedded Multitasking Systems. SMARTGREENS 2012: 197-202
2011
j3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo: Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems. IJHCR 2(4): 42-58 (2011)
j2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo, Patrick Li: An on-chip instruction cache design with one-bit tag for low-power embedded systems. Microprocessors and Microsystems - Embedded Hardware Design 35(4): 382-391 (2011)
2010
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo: Enabling large decoded instruction loop caching for energy-aware embedded processors. CASES 2010: 247-256
2009
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo: An Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction. EURASIP J. Emb. Sys. 2009 (2009)
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo: A Segmental Bus-invert Coding Method for Instruction Memory Data Bus Power Efficiency. ISCAS 2009: 137-140
c1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Ji Gu, Hui Guo, Patrick Li: ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems. RTCSA 2009: 419-424

Coauthor Index

1Hui Guo
[j3] [j2] [c3] [j1] [c2] [c1]
2Tohru Ishihara
[c5] [c4]
3Kyungsoo Lee
[c5]
4Patrick Li
[j2] [c1]

Colors in the list of coauthors

Last update Wed May 22 14:49:37 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page