- CSB - MetaPress - Google - Bing - Yahoo
 | 1999 | |
|---|---|---|
| j4 |      | Andy Negoi, Stefan Bara, Jacques Zimmermann, Alain Guyot: A Dedicated Circuit for Charged Particles Simulation Using the Monte Carlo Method. VLSI Signal Processing 21(2): 103-116 (1999) |
| 1998 | ||
| j3 | | Luis A. Montalvo, Keshab K. Parhi, Alain Guyot: New Svoboda-Tung Division. IEEE Trans. Computers 47(9): 1014-1020 (1998) |
| j2 | | M. Aberbour, A. Houelle, Habib Mehrez, N. Vaucher, Alain Guyot: On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard. IEEE Trans. VLSI Syst. 6(1): 114-121 (1998) |
| c21 | | S. J. Abou-Samra, P. A. Aisa, Alain Guyot, Bernard Courtois: 3D CMOS SOL for high performance computing. ISLPED 1998: 54-58 |
| 1997 | ||
| c20 | | Andy Negoi, Alain Guyot, Jacques Zimmermann: A dedicated circuit for charged particles simulation using the Monte Carlo method. ASAP 1997: 422-431 |
| 1996 | ||
| c19 | | V. Tchoumatchenko, T. Vassileva, R. Ribas, Alain Guyot: FPGA Design Migration: Some Remarks. FPL 1996: 405-409 |
| c18 | | Alain Guyot, Marc Renaudin, Bachar El Hassan, Volker Levering: Self timed division and square-root extraction. VLSI Design 1996: 376-381 |
| 1995 | ||
| c17 | | Hakim Bederr, Michael Nicolaidis, Alain Guyot: Analytic approach for error masking elimination in on-line multipliers. IEEE Symposium on Computer Arithmetic 1995: 30-37 |
| c16 | | A. Houelle, Habib Mehrez, N. Vaucher, Luis A. Montalvo, Alain Guyot: Application of fast layout synthesis environment to dividers evaluation. IEEE Symposium on Computer Arithmetic 1995: 67-74 |
| c15 | | Ali Skaf, Alain Guyot: SAGA: the first general-purpose on-line arithmetic co-processor. VLSI Design 1995: 146-149 |
| c14 | | Luis A. Montalvo, Alain Guyot: Svoboda-Tung division with no compensation. VLSI Design 1995: 381-385 |
| c13 | | Alain Guyot, Luis A. Montalvo, A. Houelle, Habib Mehrez, N. Vaucher: Comparison of the layout synthesis of radix-2 and pseudo-radix-4 dividers. VLSI Design 1995: 386-391 |
| 1994 | ||
| c12 |  | A. Vacher, M. Benkhebbab, Alain Guyot, T. Rousseau, Ali Skaf: A VLSI Implementation of Parallel Fast Fourier Transform. EDAC-ETC-EUROASIC 1994: 250-255 |
| c11 | | Luis A. Montalvo, Alain Guyot: Combinational Digit-Set Converters for Hybrid Radix-4 Arithmetic. ICCD 1994: 498-503 |
| c10 | | Hakim Bederr, Michael Nicolaidis, Alain Guyot: Design for testability of on-line multipliers. VTS 1994: 408-414 |
| 1993 | ||
| c9 | | |
| c8 | | |
| c7 | | Ali Skaf, Jean-Claude Bajard, Alain Guyot, Jean-Michel Muller: A VLSI circuit for on-line polynominal computing: Application to exponential, trigonometric and hyperbolic functions. VLSI 1993: 93-100 |
| c6 | | R. Bouraoui, Alain Guyot, G. Walker: Design of an On-Line Euclidean Processor. VLSI Design 1993: 37-40 |
| 1991 | ||
| c5 | | Alain Guyot: OCAPI: architecture of a VLSI coprocessor for the GCD and the extended GCD of large numbers. IEEE Symposium on Computer Arithmetic 1991: 226-231 |
| c4 | | |
| 1989 | ||
| c3 | | Alain Guyot, Yvan Herreros, Jean-Michel Muller: JANUS, an on-line multiplier/divider for manipulating large numbers. IEEE Symposium on Computer Arithmetic 1989: 106-111 |
| 1987 | ||
| j1 | | Alain Guyot, Bertrand Hochet, Jean-Michel Muller: A Way to Build Efficient Carry-Skip Adders. IEEE Trans. Computers 36(10): 1144-1152 (1987) |
| c2 | | Michel Cosnard, Alain Guyot, Bertrand Hochet, Jean-Michel Muller, H. Ouaouicha, P. Paul, E. Zysman: The FELIN arithmetic coprocessor chip. IEEE Symposium on Computer Arithmetic 1987: 107-112 |
| 1971 | ||
| c1 | | G. Bogo, Alain Guyot, A. Lux, J. Mermet, C. Payan: CASSANDRE and the Computer Aided Logical Systems Design. IFIP Congress (2) 1971: 1056-1065 |
Colors in the list of coauthors
Last update Mon May 20 19:30:04 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page