| 2000 | ||
|---|---|---|
| j5 | Hiromi Hiraishi: Yet more image computations for SMV, the symbolic model verifier. Systems and Computers in Japan 31(9): 1-9 (2000) | |
| c9 | Hiromi Hiraishi: Verification of deadlock free property of high level robot control. Asian Test Symposium 2000: 198-203 | |
| 1996 | ||
| c8 | Kazuo Kawakubo, Koji Tanaka, Hiromi Hiraishi: Formal Verification Of Self-Testing Properties Of Combinational Circuits. Asian Test Symposium 1996: 119-122 | |
| 1995 | ||
| j4 | Edmund M. Clarke, Orna Grumberg, Hiromi Hiraishi, Somesh Jha, David E. Long, Kenneth L. McMillan, Linda A. Ness: Verification of the Futurebus+ Cache Coherence Protocol. Formal Methods in System Design 6(2): 217-232 (1995) | |
| j3 | Hiromi Hiraishi: Towards Verification of Bit-Slice Circuits-Time-Space Modal Model Checking Approach-. IEICE Transactions 78-D(7): 791-795 (1995) | |
| j2 | Sérgio Vale Aguiar Campos, Edmund M. Clarke, Wilfredo R. Marrero, Marius Minea, Hiromi Hiraishi: Temporal Verification of Real-Time Systems. IEICE Transactions 78-D(7): 796-801 (1995) | |
| 1994 | ||
| c7 | Sérgio Vale Aguiar Campos, Edmund M. Clarke, Wilfredo R. Marrero, Marius Minea, Hiromi Hiraishi: Computing Quantitative Characteristics of Finite-State Real-Time Systems. RTSS 1994: 266-270 | |
| 1993 | ||
| c6 | Edmund M. Clarke, Orna Grumberg, Hiromi Hiraishi, Somesh Jha, David E. Long, Kenneth L. McMillan, Linda A. Ness: Verification of the Futurebus+ Cache Coherence Protocol. CHDL 1993: 15-30 | |
| 1992 | ||
| j1 | Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima: Infinity-Regular Temporal Logic and its Model Checking Problem. Theor. Comput. Sci. 103(2): 191-204 (1992) | |
| c5 | Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima: Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic. CAV 1992: 206-219 | |
| 1991 | ||
| c4 | Hiromi Hiraishi, Kiyoharu Hamaguchi, Hiroyuki Ochi, Shuzo Yajima: Vectorized Symbolic Model Checking of Computation Tree Logic for Sequential Machine Verification. CAV 1991: 214-224 | |
| c3 | Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima: Formal Verification of Speed-Dependent Asynchronous Cicuits Using Symbolic Model Checking of branching Time Regular Temporal Logic. CAV 1991: 410-420 | |
| 1990 | ||
| c2 | Hiromi Hiraishi, Shintaro Meki, Kiyoharu Hamaguchi: Vectorized Model Checking for Computation Tree Logic. CAV 1990: 44-53 | |
| c1 | Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima: Branching Time Regular Temporal Logic for Model Checking with Linear Time Complexity. CAV 1990: 253-262 | |
Colors in the list of coauthors
Last update Sun May 19 14:25:21 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page