Wan-Ling Hsu Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2012
j2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Juinn-Dar Huang, Chia-I Chen, Wan-Ling Hsu, Yen-Ting Lin, Jing-Yang Jou: Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture with Inter-Island Delay. IEICE Transactions 95-A(2): 559-566 (2012)
2011
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Juinn-Dar Huang, Chia-I Chen, Yen-Ting Lin, Wan-Ling Hsu: Communication Synthesis for Interconnect Minimization Targeting Distributed Register-File Microarchitecture. IEICE Transactions 94-A(4): 1151-1155 (2011)

Coauthor Index

1Chia-I Chen
[j2] [j1]
2Juinn-Dar Huang
[j2] [j1]
3Jing-Yang Jou
[j2]
4Yen-Ting Lin
[j2] [j1]
Last update Sun May 26 09:58:54 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page