Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Chanseok Hwang
2010 – today
- 2011
[c6]Bosun Hwang, Jongeun Koo, Chanseok Hwang, Younghoi Cheon, Sooyoung Ahn, Jongbae Lee, Moonhyun Yoo: Fast power delivery network analyzer. ISQED 2011: 659-662
2000 – 2009
- 2007
[c5]Chanseok Hwang, Peng Rong, Massoud Pedram: Sleep transistor distribution in row-based MTCMOS designs. ACM Great Lakes Symposium on VLSI 2007: 235-240- 2006
[c4]Chanseok Hwang, Massoud Pedram: Timing-driven placement based on monotone cell ordering constraints. ASP-DAC 2006: 201-206
[c3]Chanseok Hwang, Chang Woo Kang, Massoud Pedram: Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs. ISQED 2006: 741-746- 2005
[c2]Chanseok Hwang, Massoud Pedram: PMP: performance-driven multilevel partitioning by aggregating the preferred signal directions of I/O conduits. ASP-DAC 2005: 428-431- 2004
[c1]Chanseok Hwang, Massoud Pedram: Interconnect design methods for memory design. ASP-DAC 2004: 438-443
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:55 CET by the dblp team



