| 2013 | ||
|---|---|---|
| j1 | You-Gang Chen, Hen-Wai Tsao, Chorng-Sii Hwang: A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction. IEEE Trans. VLSI Syst. 21(2): 270-280 (2013) | |
| 2009 | ||
| c4 | Chorng-Sii Hwang, Chun-Yung Cho, Chung-Chun Chen, Hen-Wai Tsao: Dual-band CDR using a half-rate linear phase detector. SoCC 2009: 51-54 | |
| 2008 | ||
| c3 | Chorng-Sii Hwang, Huan-Chun Li, Hen-Wai Tsao: A spread spectrum clock generator using digital modulation scheme. SoCC 2008: 337-340 | |
| 2004 | ||
| c2 | Chorng-Sii Hwang, Poki Chen, Hen-Wai Tsao: A wide-range and fast-locking clock synthesizer IP based on delay-locked loop. ISCAS (1) 2004: 785-788 | |
| 2003 | ||
| c1 | Chorng-Sii Hwang, Poki Chen, Hen-Wai Tsao: A high-resolution and fast-conversion time-to-digital converter. ISCAS (1) 2003: 37-40 | |
| 1 | Chung-Chun Chen | |
| 2 | Poki Chen | |
| 3 | You-Gang Chen | |
| 4 | Chun-Yung Cho | |
| 5 | Huan-Chun Li | |
| 6 | Hen-Wai Tsao |
Data released under the ODC-BY 1.0 license — See also our legal information page