| 1991 | ||
|---|---|---|
| c1 | Yasushi Ogawa, Tsutomu Itoh, Yoshio Miki, Tatsuki Ishii, Yasuo Sato, Reiji Toyoshima: Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design. DAC 1991: 253-258 | |
| 1 | Tatsuki Ishii | |
| 2 | Yoshio Miki | |
| 3 | Yasushi Ogawa | |
| 4 | Yasuo Sato | |
| 5 | Reiji Toyoshima |
Data released under the ODC-BY 1.0 license — See also our legal information page