| 2005 | ||
|---|---|---|
| j1 | Xiaowu Zhang, E. H. Wong, Ranjan Rajoo, Mahadevan K. Iyer, J. F. J. M. Caers, X. J. Zhao: Development of process modeling methodology for flip chip on flex interconnections with non-conductive adhesives. Microelectronics Reliability 45(7-8): 1215-1221 (2005) | |
| 2003 | ||
| c1 | Jayasanker Jayabalan, Chee Kiang Goh, Ooi Ban Leong, Leong Mook Seng, Mahadevan K. Iyer, Andrew A. O. Tay: PLL Based High Speed Functional Testing. Asian Test Symposium 2003: 116-119 | |
| 1 | J. F. J. M. Caers | |
| 2 | Chee Kiang Goh | |
| 3 | Jayasanker Jayabalan | |
| 4 | Ooi Ban Leong | |
| 5 | Ranjan Rajoo | |
| 6 | Leong Mook Seng | |
| 7 | Andrew A. O. Tay | |
| 8 | E. H. Wong | |
| 9 | Xiaowu Zhang | |
| 10 | X. J. Zhao |
Colors in the list of coauthors
Last update Sun May 26 06:40:21 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page