Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Faraydon Karim
2000 – 2009
- 2005
[c6]Ivan Matosevic, Tarek S. Abdelrahman, Faraydon Karim, Alain Mellan: Power Optimization for the MLCA Using Dynamic Voltage Scaling. SCOPES 2005: 109-123- 2004
- [j2]Faraydon Karim, Alain Mellan, Anh Nguyen, Utku Aydonat, Tarek S. Abdelrahman: A Multilevel Computing Architecture for Embedded Multimedia Applications. IEEE Micro 24(3): 56-66 (2004)
- [c5]Joshua J. Pieper, Alain Mellan, JoAnn M. Paul, Donald E. Thomas, Faraydon Karim: High level cache simulation for heterogeneous multiprocessors. DAC 2004: 287-292
- 2003
- [c4]Raul Camposano, Mark Underseth, Faraydon Karim: Industry best practices in embedded software. CODES+ISSS 2003: 72-73
- 2002
- [j1]Faraydon Karim, Anh Nguyen, Sujit Dey: An Interconnect Architecture for Networking Systems on Chips. IEEE Micro 22(5): 36-45 (2002)
- [c3]C.-H. Chia, Sujit Dey, Faraydon Karim, Haluk Konuk, Keesup Kim: Validation and Test of Network Processors and ASICs. VTS 2002: 407-410
- 2001
- [c2]Faraydon Karim, Anh Nguyen, Sujit Dey, Ramesh R. Rao: On-Chip Communication Architecture for OC-768 Network Processors. DAC 2001: 678-683
- [c1]Pierre G. Paulin, Faraydon Karim, Paul Bromley: Network processors: a perspective on market requirements, processor architectures and embedded S/W tools. DATE 2001: 420-429
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:39 CET by the dblp team