| 2011 | ||
|---|---|---|
| c2 | Jinyeong Moon, Joong Sik Kih: Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4. ISCAS 2011: 317-320 | |
| 2010 | ||
| c1 | Hyun-Woo Lee, Yong-Hoon Kim, Won-Joo Yun, Eun Young Park, Kang Youl Lee, Jaeil Kim, Kwang Hyun Kim, Jongho Jung, Kyung Whan Kim, Nam Gyu Rye, Kwan-Weon Kim, Jun Hyun Chun, Chulwoo Kim, Young-Jung Choi, Byong-Tae Chung, Joong Sik Kih: A 7.7mW/1.0ns/1.35V delay locked loop with racing mode and OA-DCC for DRAM interface. ISCAS 2010: 3861-3864 | |
Data released under the ODC-BY 1.0 license — See also our legal information page