Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Kip Killpack
2010 – today
- 2011
[j3]Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea I. Ismail, Kip Killpack: FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis. IEEE Trans. VLSI Syst. 19(3): 443-456 (2011)- 2010
[j2]Debasish Das, Kip Killpack, Chandramouli V. Kashyap, Abhijit Jas, Hai Zhou: Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering. IEEE Trans. on CAD of Integrated Circuits and Systems 29(3): 466-478 (2010)
2000 – 2009
- 2008
[j1]Kip Killpack, Suriyaprakash Natarajan, Arun Krishnamachary, Pouria Bastani: Case Study on Speed Failure Causes in a Microprocessor. IEEE Design & Test of Computers 25(3): 224-230 (2008)
[c8]Debasish Das, Kip Killpack, Chandramouli V. Kashyap, Abhijit Jas, Hai Zhou: Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering. ASP-DAC 2008: 486-491
[c7]Pouria Bastani, Kip Killpack, Li-C. Wang, Eli Chiprout: Speedpath prediction based on learning from a small set of examples. DAC 2008: 217-222
[c6]Chandramouli V. Kashyap, Pouria Bastani, Kip Killpack, Chirayu S. Amin: Silicon feedback to improve frequency of high-performance microprocessors: an overview. ICCAD 2008: 778-782- 2007
[c5]Kip Killpack, Chandramouli V. Kashyap, Eli Chiprout: Silicon Speedpath Measurement and Feedback into EDA flows. DAC 2007: 390-395
[c4]Debasish Das, Ahmed Shebaita, Yehea I. Ismail, Hai Zhou, Kip Killpack: NostraXtalk: a predictive framework for accurate static timing analysis in udsm vlsi circuits. ACM Great Lakes Symposium on VLSI 2007: 25-30- 2006
[c3]Chirayu S. Amin, Chandramouli V. Kashyap, Noel Menezes, Kip Killpack, Eli Chiprout: A multi-port current source model for multiple-input switching effects in CMOS library cells. DAC 2006: 247-252
[c2]Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea I. Ismail, Kip Killpack: FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling. ICCD 2006- 2005
[c1]Chirayu S. Amin, Noel Menezes, Kip Killpack, Florentin Dartu, Umakanta Choudhury, Nagib Hakim, Yehea I. Ismail: Statistical static timing analysis: how simple can we get? DAC 2005: 652-657
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 20:58 CET by the dblp team



