| 2012 | ||
|---|---|---|
| c12 | Victor Dumitriu, Lev Kirischian, Valeri Kirischian: A framework for adaptive reconfigurable space-borne computing platforms for run-time self-recovery from transient and permanent hardware faults. AHS 2012: 280-287 | |
| c11 | David Diaz, Victor Dumitriu, Lev Kirischian: Cost-performance analysis of component architectural designs for Dynamic Partially Reconfigurable Systems. CCECE 2012: 1-6 | |
| 2010 | ||
| j3 | Victor Dumitriu, Lev Kirischian: A framework of embedded reconfigurable systems based on re-locatable virtual components. IJES 4(3/4): 182-194 (2010) | |
| j2 | Pil Woo Chun, Lev Kirischian: Architecture synthesis methodology for cost-effective run-time reconfigurable systems. IJES 4(3/4): 225-234 (2010) | |
| j1 | Lev Kirischian, Victor Dumitriu, Pil Woo Chun, Galina Okouneva: Mechanism of Resource Virtualization in RCS for Multitask Stream Applications. Int. J. Reconfig. Comp. 2010 (2010) | |
| 2009 | ||
| c10 | Pil Woo Chun, Lev Kirischian: Architecture Synthesis Methodology for Run-Time Reconfigurable Systems. CSE (2) 2009: 903-908 | |
| c9 | Victor Dumitriu, Dennis Marcantonio, Lev Kirischian: Run-Time Component Relocation in Partially-Reconfigurable FPGAs. CSE (2) 2009: 909-914 | |
| c8 | Lev Kirischian, Victor Dumitriu, Pil Woo Chun: Virtualization of Computing Resources in RCS for Multi-task Stream Applications. ReConFig 2009: 368-373 | |
| 2008 | ||
| c7 | Valeri Kirischian, Vadim Geurkov, Lev Kirischian: A multi-mode video-stream processor with cyclically reconfigurable architecture. Conf. Computing Frontiers 2008: 105-106 | |
| c6 | Pil Woo Chun, Jamin Islam, Valeri Kirischian, Lev Kirischian: Improving Cost-Effectiveness Using a Micro-level Static Architecture for Stream Applications. DELTA 2008: 368-373 | |
| 2006 | ||
| c5 | Pil Woo Chun, Lev Kirischian: A Framework for a Dynamically Reconfigurable System in a Parallel Multi-Tasking Environment. FPL 2006: 1-2 | |
| 2004 | ||
| c4 | Lev Kirischian, Irina Terterian, Pil Woo Chun, Vadim Geurkov: Re-Configurable Parallel Stream Processor with Self-Assembling and Self-Restorable Micro-Architecture. PARELEC 2004: 165-170 | |
| 2002 | ||
| c3 | Fayez Chayab, Lev Kirischian, Lucas Szajek: Architecture-to-Task Optimization System (ATOS) for Parallel Multi-Mode Data-Flow Architectures on a Base of a Partially Reconfigurable Computing Platform. PARELEC 2002: 27-32 | |
| 2000 | ||
| c2 | Lev Kirischian: Optimization of Parallel Task Execution on the Adaptive Reconfigurable Group Organized Computing System. PARELEC 2000: 100-105 | |
| c1 | Lucas Szajek, Lev Kirischian: Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture. PARELEC 2000: 150-154 | |
| 1 | Fayez Chayab | |
| 2 | Pil Woo Chun | |
| 3 | David Diaz | |
| 4 | Victor Dumitriu | |
| 5 | Vadim Geurkov | |
| 6 | Jamin Islam | |
| 7 | Valeri Kirischian | |
| 8 | Dennis Marcantonio | |
| 9 | Galina Okouneva | |
| 10 | Lucas Szajek | |
| 11 | Irina Terterian |
Colors in the list of coauthors
Last update Sat May 25 23:05:49 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page