Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Koji Kitamura
2000 – 2009
- 2008
[c9]Koji Kitamura, Yoshifumi Nishida, Yoichi Motomura, Hiroshi Mizoguchi: Children Unintentional Injury Visualization System Based on Behavior Model and Injury Data. MSV 2008: 251-256- 2007
[c8]Koji Kitamura, Yoichi Motomura, Yoshifumi Nishida, Hiroshi Mizoguchi: Knowledge acquisition and circulation for childhood injury prevention and safety promotion. FOCI 2007: 281-288
[c7]Yoshifumi Nishida, Yoichi Motomura, Koji Kitamura, Tatsuhiro Yamanaka, Hiroshi Mizoguchi: Methodology of Everyday Life Computing and Application to Children Injury Prevention. FOCI 2007: 652-659- 2005
[c6]Altion Simo, Koji Kitamura, Yoshifumi Nishida: Behavior based Children Accidents' Simulation and Visualization: Planning the Emergent Situations. Computational Intelligence 2005: 164-169- 2004
[c5]Koji Kitamura, Yoshifumi Nishida, Makoto Kimura, Hiroshi Mizoguchi: Real World Sensorization and Virtualization for Observing Human Activities. ICEIS (5) 2004: 15-20
[c4]Yoshifumi Nishida, Koji Kitamura, Hiroshi Aizawa, Toshio Hori, Makoto Kimura, Takeo Kanade, Hiroshi Mizoguchi: Real world sensorization for observing human behavior and its application to behavior-to-speech. IUI 2004: 289-291
[c3]Yoshifumi Nishida, Toshio Hori, Takeo Kanade, Koji Kitamura, Akifumi Nishitani, Hiroshi Mizoguchi: Quick Realization of Function for Detecting Human Activity Events by Ultrasonic 3D Tag and Stereo Visio. PerCom 2004: 43-54
[c2]Yoshifumi Nishida, Koji Kitamura, Yoichi Motomura, Hiroshi Mizoguchi: Infant behavior simulation based on an environmental model and a developmental behavior model. SMC (2) 2004: 1555-1560
1990 – 1999
- 1995
[j1]Toshio Sunaga, Koji Hosokawa, Sang H. Dhong, Koji Kitamura: A 64Kb - 32 DRAM for graphics applications. IBM Journal of Research and Development 39(1-2): 43-50 (1995)
[c1]Peter M. Kogge, Toshio Sunaga, Hisatada Miyataka, Koji Kitamura, Eric Retter: Combined DRAM and logic chip for massively parallel systems. ARVLSI 1995: 4-16
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 20:25 CET by the dblp team



