Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Ulrich Kleine
2000 – 2009
- 2009
[c10]Björn Lipka, Ulrich Kleine, Christoph Scheytt, Klaus Schmalz: Design of a complementary folded-cascode operational amplifier. SoCC 2009: 111-114- 2007
[c9]Björn Lipka, Ulrich Kleine: Design of a Linear Power Amplifier with +/-1.5V Power Supply Using ALADIN. PATMOS 2007: 97-106- 2006
[j4]Lihong Zhang, Rabin Raut, Yingtao Jiang, Ulrich Kleine: Placement Algorithm in Analog-Layout Designs. IEEE Trans. on CAD of Integrated Circuits and Systems 25(10): 1889-1903 (2006)
[j3]Lihong Zhang, Ulrich Kleine, Yingtao Jiang: An automated design tool for analog layouts. IEEE Trans. VLSI Syst. 14(8): 881-894 (2006)- 2005
[j2]Lihong Zhang, Rabin Raut, Yingtao Jiang, Ulrich Kleine, Yoohwan Kim: Macro-cell placement for analog physical designs using a hybrid genetic algorithm with simulated annealing. Integrated Computer-Aided Engineering 12(4): 379-396 (2005)- 2004
[j1]Falk Roewer, Ulrich Kleine, Klaus-Eberhard Salzwedel, Felix Mednikov, Chhrisitan Pfaffinger, Martin Sellen: A programmable inductive position sensor interface circuit. Integration 38(2): 227-243 (2004)
[c8]- 2002
[c7]Falk Roewer, Ulrich Kleine: A novel algorithm for detection of rapid approaching objects. ICASSP 2002: 3164-3167
[c6]Lihong Zhang, Ulrich Kleine: A genetic approach to analog module placement with simulated annealing. ISCAS (1) 2002: 345-348- 2000
[c5]Christian Paulus, Ulrich Kleine, Roland Thewes: Area Optimization of Analog Circuits Considering Matching Constraints. DATE 2000: 738
1990 – 1999
- 1999
[c4]Markus Wolf, Ulrich Kleine: Reliability driven module generation for analog layouts. ISCAS (6) 1999: 412-415- 1998
[c3]Markus Wolf, Ulrich Kleine, Frédéric Schafer: A Novel Design Assistant for Analog Circuits. ASP-DAC 1998: 495-500
[c2]Markus Wolf, Ulrich Kleine: Automatic Topology Optimization for Analog Module Generators. DATE 1998: 961-962- 1997
[c1]Markus Wolf, Ulrich Kleine: Application independent module generation in analog layouts. ED&TC 1997: 624
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-11 21:51 CEST by the dblp team



