Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Albert Koelmans
2010 – today
- 2012
[j12]Frank P. Burns, Alexandre V. Bystrov, Albert Koelmans, Alex Yakovlev: Design and security evaluation of balanced 1-of-n circuits. IET Computers & Digital Techniques 6(2): 125-135 (2012)- [j11]Ashur Rafiev, Andrey Mokhov, Frank P. Burns, Julian P. Murphy, Albert Koelmans, Alex Yakovlev: Mixed Radix Reed-Muller Expansions. IEEE Trans. Computers 61(8): 1189-1202 (2012)
- 2011
- [j10]Frank P. Burns, Alexandre V. Bystrov, Albert Koelmans, Alexandre Yakovlev: Security Evaluation of Balanced 1-of- n Circuits. IEEE Trans. VLSI Syst. 19(11): 2135-2139 (2011)
- [c7]James Docherty, Albert Koelmans: A flexible hardware implementation of SHA-1 and SHA-2 Hash Functions. ISCAS 2011: 1932-1935
2000 – 2009
- 2009
- [j9]Frank P. Burns, Julian P. Murphy, Albert Koelmans, Alexandre Yakovlev: Efficient advanced encryption standard implementation using lookup and normal basis. IET Computers & Digital Techniques 3(3): 270-280 (2009)
- 2007
- [j8]Frank P. Burns, Julian P. Murphy, Delong Shang, Albert Koelmans, A. Yakorlev: Dynamic global security-aware synthesis using SystemC. IET Computers & Digital Techniques 1(4): 405-413 (2007)
- [j7]Delong Shang, Alexandre Yakovlev, Albert Koelmans, Danil Sokolov, Alexandre V. Bystrov: Registers for Phase Difference Based Logic. IEEE Trans. VLSI Syst. 15(6): 720-724 (2007)
- [c6]Delong Shang, Chi-Hoon Shin, Ping Wang, Fei Xia, Albert Koelmans, Myeong-Hoon Oh, Seongwoon Kim, Alexandre Yakovlev: Asynchronous Functional Coupling for Low Power Sensor Network Processors. PATMOS 2007: 53-63
- 2004
- [c5]Frank P. Burns, Delong Shang, Albert Koelmans, Alexandre Yakovlev: An Asynchronous Synthesis Toolset Using Verilog. DATE 2004: 724-725
- [c4]Delong Shang, Frank P. Burns, Alexandre V. Bystrov, Albert Koelmans, Danil Sokolov, Alexandre Yakovlev: A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits. PATMOS 2004: 471-480
- 2001
- [j6]Alan Burns, Andy J. Wellings, Frank P. Burns, Albert Koelmans, Maciej Koutny, Alexander B. Romanovsky, Alexandre Yakovlev: Modelling and verification of an atomic action protocol implemented in Ada. Comput. Syst. Sci. Eng. 16(3): 173-182 (2001)
- 2000
- [j5]Frank P. Burns, Albert Koelmans, Alexandre Yakovlev: WCET Analysis of Superscalar Processors Using Simulation With Coloured Petri Nets. Real-Time Systems 18(2/3): 275-288 (2000)
- [c3]Fei Xia, Alexandre Yakovlev, Delong Shang, Alexandre V. Bystrov, Albert Koelmans, D. J. Kinniment: Asynchronous Communication Mechanisms Using Self-Timed Circuits. ASYNC 2000: 150-
1990 – 1999
- 1999
- [j4]L. Lloyd, Keith Heron, Albert Koelmans, Alexandre Yakovlev: Asynchronous microprocessors: From high level model to FPGA implementation. Journal of Systems Architecture 45(12-13): 975-1000 (1999)
- 1998
- [j3]Frank P. Burns, Albert Koelmans, Alexandre Yakovlev: Analysing Superscalar Processor Architectures with Coloured Petri Nets. STTT 2(2): 182-191 (1998)
- 1996
- [j2]Alexandre Yakovlev, Albert Koelmans, Alexei L. Semenov, D. J. Kinniment: Modelling, analysis and synthesis of asynchronous control circuits using Petri nets. Integration 21(3): 143-170 (1996)
- [c2]J. N. Coleman, Frank P. Burns, D. J. Kinniment, T. J. Butler, Albert Koelmans: A self-taught computer engineering course. ACSE 1996: 7-12
- 1995
- [j1]Alexandre Yakovlev, Albert Koelmans, Luciano Lavagno: High-Level Modeling and Design of Asynchronous Interface Logic. IEEE Design & Test of Computers 12(1): 32-40 (1995)
- 1992
- [c1]D. J. Kinniment, Albert Koelmans: Modelling and Verification of Timing Conditions with the Boyer Moore Prover. TPCD 1992: 111-127
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 21:18 CET by the dblp team