| 2012 | ||
|---|---|---|
| c18 | Xuelian Liu, Aamir Zia, Mitchell R. LeRoy, Srikumar Raman, Ryan Clarke, Russell P. Kraft, John F. McDonald: A three-dimensional DRAM using floating body cell in FDSOI devices. DDECS 2012: 159-162 | |
| 2011 | ||
| j14 | Jin Woo Kim, Michael Chu, Philip Jacob, Aamir Zia, Russell P. Kraft, John F. McDonald: Reconfigurable 40 GHz BiCMOS uniform delay crossbar switch for broadband and wide tuning range narrowband applications. IET Circuits, Devices & Systems 5(3): 159-169 (2011) | |
| j13 | Alexey Gutin, Philip Jacob, Michael Chu, Paul M. Belemjian, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: Carry Chains for Ultra High-Speed SiGe HBT Adders. IEEE Trans. on Circuits and Systems 58-I(9): 2201-2210 (2011) | |
| 2010 | ||
| j12 | Michael Chu, Philip Jacob, Jin Woo Kim, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology. J. Solid-State Circuits 45(2): 380-390 (2010) | |
| j11 | Michael Chu, Philip Jacob, Jin Woo Kim, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: Correction to "A 40 GS/s Time Interleaved ADC Using SiGe BiCMOS Technology". J. Solid-State Circuits 45(10): 2210 (2010) | |
| j10 | Aamir Zia, Philip Jacob, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald: A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration. IEEE Trans. VLSI Syst. 18(6): 967-977 (2010) | |
| 2009 | ||
| c17 | John F. McDonald, Okan Erdogan, Philip Jacob, Paul M. Belemjian, Alexey Gutin, Aamir Zia, Michael Chu, Jin Woo Kim, Ryan Clarke, Nate DeSimone, Sherry Liu, Russell P. Kraft: Thermal analysis for a SiGe HBT 40 watt 32 GHz clock 3D memory processor chip stack using diamond heat spreader layers. 3DIC 2009: 1-7 | |
| 2007 | ||
| j9 | Jong-Ru Guo, Chao You, Mike Chu, Peter F. Curran, Jiedong Diao, Bryan S. Goda, Peng Jin, Russell P. Kraft, John F. McDonald: Silicon germanium programmable circuits for gigahertz applications. IET Circuits, Devices & Systems 1(1): 27-33 (2007) | |
| j8 | Young Uk Yim, Peter F. Curran, Michael Chu, John F. McDonald, Russell P. Kraft: 52 Gb/s 16: 1 transmitter in 0.13 μm SiGe BiCMOS technology. IET Circuits, Devices & Systems 1(6): 427-432 (2007) | |
| j7 | Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Bryan S. Goda, John F. McDonald: A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits. IEEE Trans. VLSI Syst. 15(9): 1051-1054 (2007) | |
| c16 | Philip Jacob, Aamir Zia, Okan Erdogan, Paul M. Belemjian, Peng Jin, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald: Amdahl's figure of merit, SiGe HBT BiCMOS, and 3D chip stacking. ICCD 2007: 202-207 | |
| 2005 | ||
| j6 | Philip Jacob, Okan Erdogan, Aamir Zia, Paul M. Belemjian, Russell P. Kraft, John F. McDonald: Predicting the Performance of a 3D Processor-Memory Chip Stack. IEEE Design & Test of Computers 22(6): 540-547 (2005) | |
| j5 | Jong-Ru Guo, Chao You, Kuan Zhou, Michael Chu, Peter F. Curran, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC. Integration 38(3): 525-540 (2005) | |
| j4 | Kuan Zhou, Jong-Ru Guo, Chao You, John Mayega, Russell P. Kraft, T. Zhang, John F. McDonald, Bryan S. Goda: Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques. Journal of Circuits, Systems, and Computers 14(2): 179-194 (2005) | |
| j3 | Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Peter F. Curran, Kuan Zhou, Bryan S. Goda, John F. McDonald: A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block. Microprocessors and Microsystems 29(2-3): 121-131 (2005) | |
| c15 | Chao You, Jong-Ru Guo, Michael Chu, Russell P. Kraft, Bryan S. Goda, John F. McDonald: A 11 GHz FPGA with Test Applications. FPL 2005: 101-105 | |
| c14 | Jong-Ru Guo, Chao You, Michael Chu, Okan Erdogan, Russell P. Kraft, John F. McDonald: A High Speed Reconfigurable Gate Array for Gigahertz Applications. ISVLSI 2005: 124-129 | |
| c13 | Young Uk Yim, John F. McDonald, Russell P. Kraft: 12-23 GHz Ultra Wide Tuning Range Voltage-Controlled Ring Oscillator with Hybrid Control Schemes. ISVLSI 2005: 278-279 | |
| 2004 | ||
| c12 | Jong-Ru Guo, Chao You, Michael Chu, Robert W. Heikaus, Kuan Zhou, Okan Erdogan, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: The gigahertz FPGA: design consideration and applications. FPGA 2004: 248 | |
| c11 | Jong-Ru Guo, Chao You, Peter F. Curran, Michael Chu, Kuan Zhou, Jiedong Diao, A. George, Russell P. Kraft, John F. McDonald: The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA. ACM Great Lakes Symposium on VLSI 2004: 141-144 | |
| 2003 | ||
| c10 | Jong-Ru Guo, Chao You, Michael Chu, Kuan Zhou, Young Uk Yim, Robert W. Heikaus, Russell P. Kraft, John F. McDonald: A Novel Multi-Speed, Power Saving Architecture for SiGe HBT FPGA. Engineering of Reconfigurable Systems and Algorithms 2003: 181-187 | |
| c9 | Jong-Ru Guo, Chao You, Kuan Zhou, Bryan S. Goda, Russell P. Kraft, John F. McDonald: A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology. FPGA 2003: 145-153 | |
| c8 | Kuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda: A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme. FPGA 2003: 248 | |
| c7 | Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Robert W. Heikaus, Okan Erdogan, Peter F. Curran, Bryan S. Goda, Kuan Zhou, John F. McDonald: Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory. FPL 2003: 11-20 | |
| c6 | Chao You, Jong-Ru Guo, Russell P. Kraft, Kuan Zhou, Michael Chu, John F. McDonald: A 5-20 GHz, low power FPGA implemented by SiGe HBT BiCMOS technology. ACM Great Lakes Symposium on VLSI 2003: 37-40 | |
| c5 | John Mayega, Okan Erdogan, Paul M. Belemjian, Kuan Zhou, John F. McDonald, Russell P. Kraft: 3D direct vertical interconnect microprocessors test vehicle. ACM Great Lakes Symposium on VLSI 2003: 141-146 | |
| 2002 | ||
| c4 | Channakeshav, Kuan Zhou, Russell P. Kraft, John F. McDonald: Gigahertz FPGAs with New Power Saving Techniques and Decoding Logic. Evolvable Hardware 2002: 60-62 | |
| c3 | Channakeshav, Kuan Zhou, Jong-Ru Guo, Chao You, Bryan S. Goda, Russell P. Kraft, John F. McDonald: Fast SiGe HBT BiCMOS FPGAs with New Architecture and Power Saving Techniques. FPL 2002: 414-423 | |
| c2 | Kuan Zhou, Channakeshav, Michael Chu, Jong-Ru Guo, S.-C. Liu, Russell P. Kraft, Chao You, John F. McDonald: Gigahertz SiGe BiCMOS FPGAs with new architectures and novel power management schemes. FPT 2002: 182-188 | |
| 2001 | ||
| c1 | Bryan S. Goda, Russell P. Kraft, Steven R. Carlough, Thomas W. Krawczyk Jr., John F. McDonald: Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs. FPL 2001: 59-69 | |
| 1999 | ||
| j2 | Atul Garg, Y. L. Le Coz, Hans J. Greub, R. B. Iverson, Robert F. Philhower, Pete M. Campbell, Cliff A. Maier, Sam A. Steidl, Matthew W. Ernest, Russell P. Kraft, Steven R. Carlough, J. W. Perry, Thomas W. Krawczyk Jr., John F. McDonald: Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy. IEEE Trans. on CAD of Integrated Circuits and Systems 18(2): 212-219 (1999) | |
| 1998 | ||
| j1 | Pete M. Campbell, Hans J. Greub, Atul Garg, A. Steidl, Steven R. Carlough, Matthew W. Ernest, Robert F. Philhower, Cliff A. Maier, Russell P. Kraft, John F. McDonald: A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's. IEEE Trans. VLSI Syst. 6(1): 52-55 (1998) | |
Data released under the ODC-BY 1.0 license — See also our legal information page