| 2013 | ||
|---|---|---|
| j3 | Boppana Lakshmi, A. S. Dhar: VLSI architecture for parallel radix-4 CORDIC. Microprocessors and Microsystems - Embedded Hardware Design 37(1): 79-86 (2013) | |
| 2011 | ||
| j2 | Boppana Lakshmi, A. S. Dhar: VLSI architecture for low latency radix-4 CORDIC. Computers & Electrical Engineering 37(6): 1032-1042 (2011) | |
| 2010 | ||
| j1 | ||
| 1 | A. S. Dhar |
Data released under the ODC-BY 1.0 license — See also our legal information page