| 1983 | ||
|---|---|---|
| j1 | Donald E. Thomas, G. W. Leive: Automating Technology Relative Logic Synthesis and Module Selection. IEEE Trans. on CAD of Integrated Circuits and Systems 2(2): 94-105 (1983) | |
| 1981 | ||
| c3 | G. W. Leive, Donald E. Thomas: A technology relative Logic Synthesis and Module Selection system. DAC 1981: 479-485 | |
| 1979 | ||
| c2 | Alice C. Parker, Donald E. Thomas, Daniel P. Siewiorek, Mario Barbacci, Louis J. Hafer, G. W. Leive, Jinchoon Kim: The CMU design automation system: An example of automated data path design. DAC 1979: 73-80 | |
| 1977 | ||
| c1 | W. C. Brantley Jr., G. W. Leive, Daniel P. Siewiorek: Decomposition of data flow graphs on multiprocessors. AFIPS National Computer Conference 1977: 379-388 | |
| 1 | Mario Barbacci | |
| 2 | W. C. Brantley Jr. | |
| 3 | Louis J. Hafer | |
| 4 | Jinchoon Kim | |
| 5 | Alice C. Parker | |
| 6 | Daniel P. Siewiorek | |
| 7 | Donald E. Thomas |
Data released under the ODC-BY 1.0 license — See also our legal information page