Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Ka Nang Leung
2010 – today
- 2013
[j16]Kwan Wai Li, Ka Nang Leung, Lincoln Lai Kan Leung: Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs. IEEE Trans. VLSI Syst. 21(3): 546-553 (2013)- 2012
- [j15]Yanqi Zheng, Hua Chen, Ka Nang Leung: A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control. IEEE Trans. VLSI Syst. 20(7): 1167-1174 (2012)
- [c13]Kwan Wai Li, Ka Nang Leung: A low-power MICS fractional-N frequency synthesizer for implantable biomedical systems. APCCAS 2012: 168-171
- 2011
- [j14]Marco Ho, Ka Nang Leung: Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications. IEEE Trans. on Circuits and Systems 58-II(3): 174-178 (2011)
- [c12]Ka Nang Leung, Marco Ho, Jianping Guo, Pui Ying Or: Development of energy-efficient fast-transient CMOS low-dropout regulators for SoC applications. ISCAS 2011: 305-308
- 2010
- [j13]Ka Nang Leung, Felix Kok Man Cheung, Marco Ho, Hiu Ching Poon, Pui Ying Or: A 1.9 µW Transient-Enhanced Low-Dropout Regulator with Voltage-Spike Suppression. J. Low Power Electronics 6(1): 126-132 (2010)
- [j12]Ka Nang Leung, Chiu-sing Choy, Kong-Pang Pun, Lincoln Lai Kan Leung, Jianping Guo, Yuen Sum Ng, Chi Fat Chan, Weiwei Shi, Yang Hong, Marco Ho, Ki-Leung Mak, Yanqing Ai: RF Module Design of Passive UHF RFID Tag Implemented in CMOS 90-nm Technology. J. Low Power Electronics 6(1): 141-149 (2010)
- [j11]Pui Ying Or, Ka Nang Leung: An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection. J. Solid-State Circuits 45(2): 458-466 (2010)
- [j10]Chi Fat Chan, Kong-Pang Pun, Ka Nang Leung, Jianping Guo, Lincoln Lai Kan Leung, Oliver Chiu-sing Choy: A Low-Power Continuously-Calibrated Clock Recovery Circuit for UHF RFID EPC Class-1 Generation-2 Transponders. J. Solid-State Circuits 45(3): 587-599 (2010)
- [j9]Jianping Guo, Ka Nang Leung: A 6- μ W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology. J. Solid-State Circuits 45(9): 1896-1905 (2010)
- [j8]Marco Ho, Ka Nang Leung, Ki-Leung Mak: A Low-Power Fast-Transient 90-nm Low-Dropout Regulator With Multiple Small-Gain Stages. J. Solid-State Circuits 45(11): 2466-2475 (2010)
- [j7]Alex K. Y. Wong, Ka Nang Leung, Kong-Pang Pun, Yuan-Ting Zhang: A 0.5-Hz High-Pass Cutoff Dual-Loop Transimpedance Amplifier for Wearable NIR Sensing Device. IEEE Trans. on Circuits and Systems 57-II(7): 531-535 (2010)
- [j6]Ka Nang Leung, Yuen Sum Ng: A CMOS Low-Dropout Regulator With a Momentarily Current-Boosting Voltage Buffer. IEEE Trans. on Circuits and Systems 57-I(9): 2312-2319 (2010)
- [j5]Pui Ying Or, Ka Nang Leung: A Fast-Transient Low-Dropout Regulator With Load-Tracking Impedance Adjustment and Loop-Gain Boosting Technique. IEEE Trans. on Circuits and Systems 57-II(10): 757-761 (2010)
- [j4]Ka Nang Leung, Yuan Yen Mai, Philip K. T. Mok: A Chip-Area Efficient Voltage Regulator for VLSI Systems. IEEE Trans. VLSI Syst. 18(12): 1757-1762 (2010)
2000 – 2009
- 2009
- [c11]Wen Fan, Oliver Chiu-sing Choy, Ka Nang Leung: Robust and Low Complexity Packet Detector Design for MB-OFDM UWB. ISCAS 2009: 693-696
- [c10]Chi Fat Chan, Weiwei Shi, Kong-Pang Pun, Lincoln Lai Kan Leung, Ka Nang Leung, Oliver Chiu-sing Choy: A Low-power Signal Processing Front-end and Decoder for UHF Passive RFID Transponders. ISCAS 2009: 1581-1584
- [c9]Jianping Guo, Ka Nang Leung: A Fold-back Current-limit Circuit with Load-insensitive Quiescent Current for CMOS Low Dropout Regulator. ISCAS 2009: 2417-2420
- [c8]Jingbin Jia, Ka Nang Leung: A Single-inductor Dual-output Pseudo-DCM/CCM Buck and Boost Converter with Adaptive DC Current Compensation. ISCAS 2009: 2641-2644
- 2008
- [j3]Alex K. Y. Wong, Kong-Pang Pun, Yuan-Ting Zhang, Ka Nang Leung: A Low-Power CMOS Front-End for Photoplethysmographic Signal Acquisition With Robust DC Photocurrent Rejection. IEEE Trans. Biomed. Circuits and Systems 2(4): 280-288 (2008)
- [j2]Tsz Yin Man, Ka Nang Leung, Chi Yat Leung, Philip K. T. Mok, Mansun Chan: Development of Single-Transistor-Control LDO Based on Flipped Voltage Follower for SoC. IEEE Trans. on Circuits and Systems 55-I(5): 1392-1401 (2008)
- [j1]Siu-Kei Tang, Kong-Pang Pun, Oliver Chiu-sing Choy, Cheong-fat Chan, Ka Nang Leung: A Fully Differential Band-Selective Low-Noise Amplifier for MB-OFDM UWB Receivers. IEEE Trans. on Circuits and Systems 55-II(7): 653-657 (2008)
- [c7]Ka Nang Leung, Yanqi Zheng: Compensation-Capacitor Free Pseudo Three-Stage Amplifier with Large Capacitive Loads. DELTA 2008: 7-10
- [c6]Chun Yu Cheng, Ka Nang Leung, Yi Ki Sun, Pui Ying Or: Design of a Low-Voltage CMOS Charge Pump. DELTA 2008: 342-345
- 2004
- [c5]Chi Yat Leung, Ka Nang Leung, Philip K. T. Mok: Design of a 1.5-V high-order curvature-compensated CMOS bandgap reference. ISCAS (1) 2004: 48-52
- [c4]Ka Nang Leung, Philip K. T. Mok, Sai Kit Lau: A low-voltage CMOS low-dropout regulator with enhanced loop response. ISCAS (1) 2004: 385-388
- [c3]Chi Yat Leung, Philip K. T. Mok, Ka Nang Leung: A 1.2V buck converter with a novel on-chip low-voltage current-sensing scheme. ISCAS (5) 2004: 824-827
1990 – 1999
- 1999
- [c2]Ka Nang Leung, Philip K. T. Mok, Wing-Hung Ki: A novel frequency compensation technique for low-voltage low-dropout regulator. ISCAS (5) 1999: 102-105
- [c1]Ka Nang Leung, Philip K. T. Mok, Wing-Hung Ki: Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design. ISCAS (2) 1999: 616-619
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-02-26 20:18 CET by the dblp team