| 2009 | ||
|---|---|---|
| c8 | Yunong Zhang, Lingfeng Li, Yiwen Yang, Gongqin Ruan: Euler Neural Network with Its Weight-Direct-Determination and Structure-Automatic-Determination Algorithms. HIS (3) 2009: 319-324 | |
| 2008 | ||
| j4 | Zhenyu Liu, Lingfeng Li, Yang Song, Shen Li, Satoshi Goto, Takeshi Ikenaga: Motion Feature and Hadamard Coefficient-Based Fast Multiple Reference Frame Motion Estimation for H.264. IEEE Trans. Circuits Syst. Video Techn. 18(5): 620-632 (2008) | |
| j3 | Lingfeng Li, Yang Song, Shen Li, Takeshi Ikenaga, Satoshi Goto: A Hardware Architecture of CABAC Encoding and Decoding with Dynamic Pipeline for H.264/AVC. Signal Processing Systems 50(1): 81-95 (2008) | |
| 2007 | ||
| j2 | Shen Li, Lingfeng Li, Takeshi Ikenaga, Shunichi Ishiwata, Masataka Matsui, Satoshi Goto: Content-Based Complexity Reduction Methods for MPEG-2 to H.264 Transcoding. IEICE Transactions 90-D(1): 90-98 (2007) | |
| c7 | Zhenyu Liu, Lingfeng Li, Yang Song, Takeshi Ikenaga, Satoshi Goto: VLSI Oriented Fast Multiple Reference Frame Motion Estimation Algorithm for H.264/AVC. ICME 2007: 1902-1905 | |
| c6 | Yang Song, Ming Shao, Zhenyu Liu, Shen Li, Lingfeng Li, Takeshi Ikenaga, Satoshi Goto: H.264/AVC Fractional Motion Estimation Engine with Computation Reusing in HDTV1080P Real-Time Encoding Applications. SiPS 2007: 509-514 | |
| c5 | Zhenyu Liu, Yang Song, Ming Shao, Shen Li, Lingfeng Li, Satoshi Goto, Takeshi Ikenaga: 32-Parallel SAD Tree Hardwired Engine for Variable Block Size Motion Estimation in HDTV1080P Real-Time Encoding Application. SiPS 2007: 675-680 | |
| 2006 | ||
| c4 | Shen Li, Lingfeng Li, Takeshi Ikenaga, Shunichi Ishiwata, Masataka Matsui, Satoshi Goto: Complexity Based Fast Coding Mode Decision for MPEG-2 / H.264 Video Transcoding. APCCAS 2006: 574-577 | |
| c3 | Lingfeng Li, Yang Song, Takeshi Ikenaga, Satoshi Goto: A CABAC Encoding Core with Dynamic Pipeline for H.264/AVC Main Profile. APCCAS 2006: 760-763 | |
| 2005 | ||
| j1 | Lingfeng Li, Satoshi Goto, Takeshi Ikenaga: A Highly Parallel Architecture for Deblocking Filter in H.264/AVC. IEICE Transactions 88-D(7): 1623-1629 (2005) | |
| c2 | Lingfeng Li, Satoshi Goto, Takeshi Ikenaga: An efficient deblocking filter architecture with 2-dimensional parallel memory for H.264/AVC. ASP-DAC 2005: 623-626 | |
| 2002 | ||
| c1 | Lingfeng Li, Danian Gong, Yun He: A single-chip real-time programmable video signal processor. ISCAS (5) 2002: 129-132 | |
| 1 | Danian Gong | |
| 2 | Satoshi Goto | |
| 3 | Yun He | |
| 4 | Takeshi Ikenaga | |
| 5 | Shunichi Ishiwata | |
| 6 | Shen Li | |
| 7 | Zhenyu Liu | |
| 8 | Masataka Matsui | |
| 9 | Gongqin Ruan | |
| 10 | Ming Shao | |
| 11 | Yang Song | |
| 12 | Yiwen Yang | |
| 13 | Yunong Zhang |
Colors in the list of coauthors
Last update Sun May 19 17:37:31 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page