Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Ziyang Lu
2010 – today
- 2012
[c3]Jérôme Lescot, Vincent Bligny, Dina Medhat, Didier Chollat-Namy, Ziyang Lu, Sophie Billy, Mark Hofmann: Static low power verification at transistor level for SoC design. ISLPED 2012: 129-134- 2011
[c2]Amir Grinshpon, Adam Segoli Schubert, Ziyang Lu: Full-chip analysis of unintentional forward biased diodes. ISQED 2011: 62-66- 2010
[c1]Patrick Gibson, Ziyang Lu, Fedor Pikus, Sridhar Srinivasan: A framework for logic-aware layout analysis. ISQED 2010: 171-175
2000 – 2009
- 2001
[j1]Anthony Skjellum, Diane G. Wooley, Ziyang Lu, Michael Wolf, Purushotham Bangalore, Andrew Lumsdaine, Jeffrey M. Squyres, Brian C. McCandless: Object-oriented analysis and design of the Message Passing Interface. Concurrency and Computation: Practice and Experience 13(4): 245-292 (2001)
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 20:59 CET by the dblp team



