- CSB - MetaPress - Google - Bing - Yahoo
 | 2012 | |
|---|---|---|
| c19 |      | Yang Zhao, Lisa Grenier, Amitava Majumdar: Power Characterization of Embedded SRAMs for Power Binning. VTS 2012: 203-208 |
| 2011 | ||
| c18 | | Xiaoqing Wen, Mohammad Tehranipoor, Rohit Kapur, Anand Bhat, Amitava Majumdar, LeRoy Winemberg: Special session 5B: Panel How much toggle activity should we be testing with? VTS 2011: 114 |
| c17 | | Amitava Majumdar, Arani Sinha, Nehal Patel, Ramamurthy Setty, Yan Dong, Shu-Hsuan Chou: A Novel mechanism for speed characterization during delay test. VTS 2011: 116-121 |
| 2010 | ||
| c16 | | Sreeram Potluri, Ping Lai, Karen A. Tomko, Sayantan Sur, Yifeng Cui, Mahidhar Tatineni, Karl W. Schulz, William L. Barth, Amitava Majumdar, Dhabaleswar K. Panda: Quantifying performance benefits of overlap using MPI-2 in a seismic modeling application. ICS 2010: 17-25 |
| 2009 | ||
| c15 | | Arani Sinha, Amitava Majumdar, Vasu Ganti: Panel: Analog Characterization and Test: The Long Road to Realization. VTS 2009: 337 |
| 2007 | ||
| c14 | | Yifeng Cui, Reagan Moore, Kim B. Olsen, Amit Chourasia, Philip Maechling, Bernard Minster, Steven M. Day, Yuanfang Hu, Jing Zhu, Amitava Majumdar, Thomas Jordan: Enabling Very-Large Scale Earthquake Simulations on Parallel Machines. International Conference on Computational Science (1) 2007: 46-53 |
| 2006 | ||
| c13 | | Amitava Majumdar, Wei-Yu Chen, Jun Guo: Hold time validation on silicon and the relevance of hazards in timing analysis. DAC 2006: 326-331 |
| c12 | | Tharaka Devadithya, Kim Baldridge, Adam Birnbaum, Amitava Majumdar, Dong Ju Choi, Richard Wolski, Simon K. Warfield, Neculai Archip: On-Demand High Performance Computing: Image Guided Neuro-Surgery Feasibility Study. ICPADS (2) 2006: 97-102 |
| 2005 | ||
| c11 | | Amitava Majumdar, Adam Birnbaum, Dong Ju Choi, Abhishek Trivedi, Simon K. Warfield, Kim Baldridge, Petr Krysl: A Dynamic Data Driven Grid System for Intra-operative Image Guided Neurosurgery. International Conference on Computational Science (2) 2005: 672-679 |
| 2003 | ||
| c10 | | Olivier Caty, Ismet Bayraktaroglu, Amitava Majumdar, Richard Lee, John Bell, Lisa Curhan: Instruction Based BIST for Board/System Level Test of External Memories and Internconnects. ITC 2003: 961-970 |
| 2002 | ||
| j11 | | Yuni K. Dewaraja, Michael Ljungberg, Amitava Majumdar, Abhijit Bose, Kenneth F. Koral: A parallel Monte Carlo code for planar and SPECT imaging: implementation, verification and applications in 131I SPECT. Computer Methods and Programs in Biomedicine 67(2): 115-124 (2002) |
| c9 | | Ishwar Parulkar, Thomas A. Ziaja, Rajesh Pendurkar, Anand D'Souza, Amitava Majumdar: A Scalable, Low Cost Design-for-Test Architecture for UltraSPARCTM Chip Multi-Processors. ITC 2002: 726-735 |
| 2001 | ||
| c8 |  | Kamran Zarrineh, Thomas A. Ziaja, Amitava Majumdar: Automatic Generation and Validation of Memory Test Models for High Performance Microprocessors. ICCD 2001: 526-529 |
| 2000 | ||
| j10 | | Dimitri Kagaris, Spyros Tragoudas, Amitava Majumdar: Test-set partitioning for multi-weighted random LFSRs. Integration 30(1): 65-75 (2000) |
| c7 | | Amitava Majumdar: arallel Performance Study of Monte Carlo Photon Transport Code on Shared-, Distributed-, and Distributed-Shared-Memory Architectures. IPDPS 2000: 93- |
| 1998 | ||
| c6 | | Dimitrios Kagaris, Spyros Tragoudas, Amitava Majumdar: On-Chip Test Embedding for Multi-Weighted Random LFSRs. DFT 1998: 135- |
| c5 | | Amitava Majumdar, Michio Komoda, Tim Ayres: Ground Bounce Considerations in DC Parametric Test Generation Using Boundary Scan. VTS 1998: 86-91 |
| 1997 | ||
| j9 | | Rahul Simha, Amitava Majumdar: An urn model with applications to database performance evaluation. Computers & OR 24(4): 289-300 (1997) |
| 1996 | ||
| j8 | | Amitava Majumdar: On Evaluating and Optimizing Weights for Weighted Random Pattern Testing. IEEE Trans. Computers 45(8): 904-916 (1996) |
| j7 | | Dimitrios Kagaris, Spyros Tragoudas, Amitava Majumdar: On the Use of Counters for Reproducing Deterministic Test Sets. IEEE Trans. Computers 45(12): 1405-1419 (1996) |
| 1995 | ||
| j6 | | Amitava Majumdar, Sarma B. K. Vrudhula: Fault Coverage and Test Length Estimation for Random Pattern Testing. IEEE Trans. Computers 44(2): 234-247 (1995) |
| 1994 | ||
| j5 | | Amitava Majumdar, Sarma B. K. Vrudhula: Techniques for estimating test length under random test. J. Electronic Testing 5(2-3): 285-297 (1994) |
| j4 | | Rahul Simha, Amitava Majumdar: On Lookahead in the List Update Problem. Inf. Process. Lett. 50(2): 105-110 (1994) |
| c4 | | Amitava Majumdar: WRAPTure: A Tool for Evaluation and Optimization of Weights for Weighted Random Pattern Testing. ICCD 1994: 288-291 |
| 1993 | ||
| j3 | | Amitava Majumdar, Sarma Sastry: Probabilistic characterization of controllability in general homogeneous circuits. Computer-Aided Design 25(2): 76-93 (1993) |
| j2 | | Amitava Majumdar, Sarma B. K. Vrudhula: Analysis of signal probability in logic circuits using stochastic models. IEEE Trans. VLSI Syst. 1(3): 365-379 (1993) |
| c3 | | |
| 1992 | ||
| c2 | | Amitava Majumdar, Sarma Sastry: On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits. DAC 1992: 341-346 |
| 1991 | ||
| j1 | | Sarma Sastry, Amitava Majumdar: Test efficiency analysis of random self-test of sequential circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 10(3): 390-398 (1991) |
| c1 | | Sarma Sastry, Amitava Majumdar: A Branching Process Model for Observability Analysis of Combinational Circuits. DAC 1991: 452-457 |
Colors in the list of coauthors
Last update Wed May 22 19:06:46 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page