Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Srihari Makineni
2010 – today
- 2012
[c22]Bin Li, Zhen Fang, Li Zhao, Xiaowei Jiang, Lin Li, Andrew Herdrich, Ravishankar Iyer, Srihari Makineni: Exploiting Semantics of Virtual Memory to Improve the Efficiency of the On-Chip Memory System. Euro-Par 2012: 232-245- 2011
[j6]Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Makineni, Donald Newell, Yan Solihin, Rajeev Balasubramonian: CHOP: Integrating DRAM Caches for CMP Server Platforms. IEEE Micro 31(1): 99-108 (2011)
[c21]Xiaowei Jiang, Asit K. Mishra, Li Zhao, Ravishankar Iyer, Zhen Fang, Sadagopan Srinivasan, Srihari Makineni, Paul Brett, Chita R. Das: ACCESS: Smart scheduling for asymmetric cache CMPs. HPCA 2011: 527-538
[c20]Zhen Fang, Li Zhao, Ravishankar R. Iyer, Carlos Flores Fajardo, German Fabila Garcia, Seung Eun Lee, Bin Li, Steve R. King, Xiaowei Jiang, Srihari Makineni: Cost-effectively offering private buffers in SoCs and CMPs. ICS 2011: 275-284- 2010
[j5]Zhen Fang, Erik G. Hallnor, Bin Li, Mike Leddige, Seung Eun Lee, Donglai Dai, Srihari Makineni: Boomerang: Reducing Power Consumption of Response Packets in NoCs with Minimal Performance Impact. Computer Architecture Letters 9(2): 49-52 (2010)
[c19]Li Zhao, Ravi Iyer, Srihari Makineni, Don Newell, Liqun Cheng: NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies. Conf. Computing Frontiers 2010: 121-130
[c18]Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Makineni, Donald Newell, Yan Solihin, Rajeev Balasubramonian: CHOP: Adaptive filter-based DRAM caching for CMP server platforms. HPCA 2010: 1-12
2000 – 2009
- 2009
[c17]Srihari Makineni, Omesh Tickoo, Aaron Terrell, Jessica Young, Don Newell: Evaluating implications of Virtual Worlds on server architecture using Second Life. HiPC 2009: 453-462
[c16]Niti Madan, Li Zhao, Naveen Muralimanohar, Aniruddha N. Udipi, Rajeev Balasubramonian, Ravishankar Iyer, Srihari Makineni, Donald Newell: Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy. HPCA 2009: 262-274
[c15]Amit Kumar, Ram Huggahalli, Srihari Makineni: Characterization of Direct Cache Access on multi-core systems and 10GbE. HPCA 2009: 341-352
[c14]Jaideep Moses, Konstantinos Aisopos, Aamer Jaleel, Ravi R. Iyer, Ramesh Illikkal, Donald Newell, Srihari Makineni: CMPSched$im: Evaluating OS/CMP interaction on shared cache management. ISPASS 2009: 113-122- 2008
[c13]Jessica Young, Srihari Makineni, Ravishankar Iyer, Donald Newell, Adrian Moga: To Snoop or Not to Snoop: Evaluation of Fine-Grain and Coarse-Grain Snoop Filtering Techniques. Euro-Par 2008: 141-150
[c12]Priya Govindarajan, Srihari Makineni, Donald Newell, Ravi R. Iyer, Ram Huggahalli, Amit Kumar: Achieving 10Gbps Network Processing: Are We There Yet?. HiPC 2008: 518-528
[c11]Jason Zebchuk, Srihari Makineni, Donald Newell: Re-examining cache replacement policies. ICCD 2008: 671-678- 2007
[j4]Li Zhao, Ravi R. Iyer, Jaideep Moses, Ramesh Illikkal, Srihari Makineni, Donald Newell: Exploring Large-Scale CMP Architectures Using ManySim. IEEE Micro 27(4): 21-33 (2007)
[j3]Li Zhao, Laxmi N. Bhuyan, Ravi R. Iyer, Srihari Makineni, Donald Newell: Hardware Support for Accelerating Data Movement in Server Platform. IEEE Trans. Computers 56(6): 740-753 (2007)
[c10]Li Zhao, Ravi R. Iyer, Ramesh Illikkal, Jaideep Moses, Srihari Makineni, Donald Newell: CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms. PACT 2007: 339-352
[c9]Li Zhao, Ravi R. Iyer, Srihari Makineni, Ramesh Illikkal, Jaideep Moses, Donald Newell: Constraint-Aware Large-Scale CMP Cache Design. HiPC 2007: 161-171
[c8]Ravi R. Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Donald Newell, Yan Solihin, Lisa R. Hsu, Steven K. Reinhardt: QoS policies and architecture for cache/memory in CMP platforms. SIGMETRICS 2007: 25-36- 2006
[c7]Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. Iyer, Srihari Makineni: Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. PACT 2006: 13-22
[c6]Srihari Makineni, Ravishankar R. Iyer, Partha Sarangam, Donald Newell, Li Zhao, Ramesh Illikkal, Jaideep Moses: Receive Side Coalescing for Accelerating TCP/IP Processing. HiPC 2006: 289-300
[c5]Ravi R. Iyer, Mahesh Bhat, Li Zhao, Ramesh Illikkal, Srihari Makineni, Michael Jones, Kumar Shiv, Donald Newell: Exploring Small-Scale and Large-Scale CMP Architectures for Commercial Java Servers. IISWC 2006: 191-200
[c4]Keshavan Varadarajan, S. K. Nandy, Vishal Sharda, Bharadwaj Amrutur, Ravi R. Iyer, Srihari Makineni, Donald Newell: Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions. MICRO 2006: 433-442- 2005
[j2]Lisa R. Hsu, Ravishankar R. Iyer, Srihari Makineni, Steven K. Reinhardt, Donald Newell: Exploring the cache design space for large scale CMPs. SIGARCH Computer Architecture News 33(4): 24-33 (2005)
[c3]Li Zhao, Ravi R. Iyer, Srihari Makineni, Laxmi N. Bhuyan, Donald Newell: Hardware Support for Bulk Data Movement in Server Platforms. ICCD 2005: 53-60
[c2]Li Zhao, Ravi R. Iyer, Srihari Makineni, Laxmi N. Bhuyan: Anatomy and Performance of SSL Processing. ISPASS 2005: 197-206- 2004
[j1]Greg J. Regnier, Srihari Makineni, Ramesh Illikkal, Ravi R. Iyer, Dave B. Minturn, Ram Huggahalli, Donald Newell, Linda S. Cline, Annie Foong: TCP Onloading for Data Center Servers. IEEE Computer 37(11): 48-58 (2004)
[c1]Srihari Makineni, Ravi R. Iyer: Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor. HPCA 2004: 152-163
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-12-02 22:05 CET by the dblp team



